Abstract
In today’s globalized economy, it has become standard business practice to include third party Intellectual Property (IP) into products. However, licensing IP to third parties forces IP vendors to ensure that they can generate revenue from their internally developed IP blocks. This is only guaranteed if designs are properly protected against theft, cloning, and grey market overproduction. In this paper, we describe a solution for the IP protection problem on Field Programmable Gate Arrays (FPGAs) based on the use of Physical Unclonable Functions (PUFs). Our solution includes optimizations at the protocol level, making the resulting protocols more efficient than previously proposed ones. In addition, we show how SRAM memory blocks present in current FPGAs can be used as a PUF. This leads to a solution which allows unique identification of FPGAs without requiring significant additional hardware resources, and to ensure code can only run on authorized platforms.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Richard Bruner, Catching the Outsourcing Wave — the boom in semiconductor foundries serving fabless semiconductor companies — Industry Trend or Event. Electronic News, April 12, 1999.
B. Cheng, S. Roy, and A. Asenov, “The impact of random doping effects on CMOS SRAM cell,” in European Solid State Circuits Conference. Washington, DC, USA: IEEE Computer Society, 2004, pp. 219–222.
Y. Dodis, M. Reyzin, and A. Smith, “Fuzzy extractors: How to generate strong keys from biometrics and other noisy data,” in Advances in Cryptology — EUROCRYPT 2004, ser. LNCS, C. Cachin and J. Camenisch, Eds., vol. 3027. Springer-Verlag, 2004, pp. 523–540.
B. Gassend, D. E. Clarke, M. van Dijk, and S. Devadas, “Silicon physical unknown functions,” in A CM Conference on Computer and Communications Security — CCS 2002, V. Atluri, Ed. ACM, November 2002, pp. 148–160.
B. Gassend, D. Clarke, M. van Dijk, and S. Devadas, “Controlled Physical Random Functions,” in ACSAC’ 02: Proceedings of the 18th Annual Computer Security Applications Conference. Washington, DC, USA: IEEE Computer Society, 2002, p. 149.
J. Guajardo, S. S. Kumar, G.-J. Schrijen, and P. Tuyls, “FPGA Intrinsic PUFs and Their Use for IP Protection,” in Cryptographic Hardware and Embedded Systems — CHES 2007, ser. LNCS. Springer, To appear 2007.
T. Ignatenko, G.J. Schrijen, B. Skoric, P. Tuyls, and F. Willems. “Estimating the Secrecy-Rate of Physical Unclonable Functions with the Context-Tree Weighting Method”. In IEEE International Symposium on Information Theory, pp. 499–503, Seattle, USA, July 2006.
T. Kean, “Cryptographic rights management of FPGA intellectual property cores,” in ACM/SIGDA tenth international symposium on Field-programmable gate arrays — FPGA 2002, ACM, 2002, pp. 113–118.
KPMG Electronics, Software & Services and Alliance for Gray Market and Counterfeit Abatement, “Managing the Risks of Counterfeiting in the Information Technology Industry, White Paper,” 2005.
J.-P M. G. Linnartz and P. Tuyls, “New Shielding Functions to Enhance Privacy and Prevent Misuse of Biometrie Templates,” in Audio-and Video-Based Biometrie Person Authentication—AVBPA 2003, ser. LNCS, J. Kittler and M. S. Nixon, Eds., vol. 2688. Springer, June 9–11, 2003, pp. 393–402.
D. Lim, J. W Lee, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas, “Extracting secret keys from integrated circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 10, pp. 1200–1205, October 2005.
W. W. Peterson and E. J. Weldon, Jr. Error-Correcting Codes. The MIT Press, second edition, 1972.
R. S. Pappu, B. Recht, J. Taylor, and N. Gershenfeld, “Physical one-way functions,” Science, vol. 297, no. 6, pp. 2026–2030, 2002.
E. Simpson and P. Schaumont, “Offline Hardware/Software Authentication for Reconfigurable Platforms,” in Cryptographic Hardware and Embedded Systems — CHES 2006, ser. LNCS, L. Goubin and M. Matsui, Eds., vol. 4249. Springer, October 10–13, 2006, pp. 311–323.
Y. Su, J. Holleman, and B. Otis, “A 1.6pJ/bit 96% Stable Chip-ID Generating Cicuit using Process Variations,” mISSCC’ 07: IEEE International Solid-State Circuits Conference. Washington, DC, USA: IEEE Computer Society, 2007, pp. 406–408.
P. Tuyls, G.-J. Schrijen, B. Skoric, J. van Geloven, N. Verhaegh, and R. Wolters, “Read-Proof Hardware from Protective Coatings,” in Cryptographic Hardware and Embedded Systems — CHES 2006, ser. LNCS, vol. 4249. Springer, October 10–13, 2006, pp. 369–383.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2007 Friedr. Vieweg & Sohn Verlag | GWV Fachverlage GmbH, Wiesbaden
About this chapter
Cite this chapter
Guajardo, J., Kumar, S.S., Kursawe, K., Schrijen, GJ., Tuyls, P. (2007). Intrinsic Physical Unclonable Functions in Field Programmable Gate Arrays. In: ISSE/SECURE 2007 Securing Electronic Business Processes. Vieweg. https://doi.org/10.1007/978-3-8348-9418-2_33
Download citation
DOI: https://doi.org/10.1007/978-3-8348-9418-2_33
Publisher Name: Vieweg
Print ISBN: 978-3-8348-0346-7
Online ISBN: 978-3-8348-9418-2
eBook Packages: Computer ScienceComputer Science (R0)