Skip to main content

Part of the book series: Advances in Intelligent and Soft Computing ((AINSC,volume 131))

  • 2919 Accesses

Abstract

Encoder and decoder are the two most important and complex components of a wireless transceiver. Traditionally, dedicated hardware solutions are used because of their computational intensive algorithms. This paper presents an alternative software-based solution that has several advantages over dedicated hardware solutions. LDPC codes are chosen for their excellent error correcting performance and cell processor is chosen for its tremendous computational power. Sparse and structural properties of LDPC codes are exploited to reduce computation and memory requirements. Several optimization techniques suitable to cell processor architecture such as multi-threading, vectorization, loop unrolling are used to improve performance. The proposed solution achieved significant performance improvement over existing software and dedicated hardware solutions.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Air Interface for Fixed and Mobile Broadband Wireless Access Systems. IEEE Std 80216e (2006)

    Google Scholar 

  2. Abburi, K.K.: A Scalable LDPC Decoder on GPU. In: 24th International Conference on VLSI Design (2011)

    Google Scholar 

  3. Charot, F., Wolinski, C., Fau, N., Hamon, F.: A Parallel and Modular Architecture for 802.16e LDPC Codes. In: 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, pp. 418–421 (2008)

    Google Scholar 

  4. Chu, X., Zhao, K., Wang, M.: Accelerating Network Coding on Many-core GPUs and Multi-core CPUs. Journal of Communications (2009)

    Google Scholar 

  5. Falcao, G., Silva, V., Sousa, L., Marinho, J.: High coded data rate and multicodeword WiMAX LDPC decoding on Cell/BE. Electronics Letters 44(24), 1415–1416 (2008)

    Article  Google Scholar 

  6. Falcao, G., Silva, V., Sousa, L.: How GPUs Can Outperform ASICs for Fast LDPC Decoding. In: ICS 2009: Proceedings of the 23rd International Conference on Supercomputing, pp. 390–399. ACM (2009)

    Google Scholar 

  7. Gallager, R.G.: Low-density parity-check codes 8(1), 21–28 (1962)

    Google Scholar 

  8. He, Z., Roy, S.: High-speed Design of Adaptive LDPC Codes for Wireless Networks. In: Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference (2008)

    Google Scholar 

  9. He, Z., Roy, S., Fortier, P.: Encoder architecture with throughput over 10 Gbit/sec for quasi-cyclic LDPC codes. In: IEEE International Symposium on Circuits and Systems (2006)

    Google Scholar 

  10. Hocevar, D.E.: A reduced complexity decoder architecture via layered decoding of LDPC codes. In: IEEE Workshop on Signal Processing Systems, pp. 107–112 (2004)

    Google Scholar 

  11. Kuo, T.C., Willson, A.N.: A flexible decoder IC for WiMAX QC-LDPC codes. In: IEEE 2008 Custom Integrated Circuits Conference, pp. 527–530 (2008)

    Google Scholar 

  12. Lechner, G., Bolzer, A., Sayir, J., Rupp, M.: Implementation of an LDPC decoder on a vector signal processor. In: Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, vol. 1, pp. 549–553 (2004)

    Google Scholar 

  13. MacKay, D.J.C., Neal, R.M.: Near Shannon limit performance of low density parity check codes. Electronics Letters 32(18), 16–45 (1996)

    Article  Google Scholar 

  14. Mansour, M.M., Shanbhag, N.R.: High-throughput LDPC decoders. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11(6), 976–996 (2003)

    Article  Google Scholar 

  15. Richardson, T.J., Urbanke, R.L.: Efficient encoding of low-density parity-check codes. IEEE Transactions on Information Theory (2001)

    Google Scholar 

  16. Zhang, T., Wang, Z., Parhi, K.K.: On finite precision implementation of low density parity check codes decoder. In: IEEE International Symposium on Circuits and Systems, vol. 4, pp. 202–205 (2001)

    Google Scholar 

  17. Zhang, X., Tian, Y., Cui, J., Xu, Y., Lai, Z.: An ASIP encoder for Quasi-cyclic LDPC codes. In: IEEE International Conference on Intelligent Computing and Intelligent Systems, pp. 585–588 (2009)

    Google Scholar 

  18. Zhao, J., Zhao, M., Yang, H., Chen, H., Chen, X., Wang, J.: High Performance LDPC Decoder on CELL BE for WiMAX System. In: 2011 Third International Conference on Communications and Mobile Computing, CMC (2011)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer India Pvt. Ltd.

About this paper

Cite this paper

Abburi, K.K. (2012). Cell Processor Based LDPC Encoder/Decoder for WiMAX Applications. In: Deep, K., Nagar, A., Pant, M., Bansal, J. (eds) Proceedings of the International Conference on Soft Computing for Problem Solving (SocProS 2011) December 20-22, 2011. Advances in Intelligent and Soft Computing, vol 131. Springer, New Delhi. https://doi.org/10.1007/978-81-322-0491-6_71

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-0491-6_71

  • Publisher Name: Springer, New Delhi

  • Print ISBN: 978-81-322-0490-9

  • Online ISBN: 978-81-322-0491-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics