### Studies in Computational Intelligence

Volume 508

Series Editor

J. Kacprzyk, Warsaw, Poland

For further volumes: http://www.springer.com/series/7092

# Non-Linear Feedback Neural Networks

VLSI Implementations and Applications



Mohd. Samar Ansari Electronics Engineering Aligarh Muslim University Aligarh, UP India

ISSN 1860-949X ISSN 1860-9503 (electronic) ISBN 978-81-322-1562-2 ISBN 978-81-322-1563-9 (eBook) DOI 10.1007/978-81-322-1563-9

Springer New Delhi Heidelberg New York Dordrecht London

Library of Congress Control Number: 2013943949

#### © Springer India 2014

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed. Exempted from this legal reservation are brief excerpts in connection with reviews or scholarly analysis or material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work. Duplication of this publication or parts thereof is permitted only under the provisions of the Copyright Law of the Publisher's location, in its current version, and permission for use must always be obtained from Springer. Permissions for use may be obtained through RightsLink at the Copyright Clearance Center. Violations are liable to prosecution under the respective Copyright Law. The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

While the advice and information in this book are believed to be true and accurate at the date of publication, neither the authors nor the editors nor the publisher can accept any legal responsibility for any errors or omissions that may be made. The publisher makes no warranty, express or implied, with respect to the material contained herein.

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

It is said that a good marriage is the closest thing to heaven on earth. In that light, I dedicate this book to the person who has facilitated that glimpse of paradise for me ...

To

My Wife Asra

With Love

#### **Preface**

Artificial Neural Networks (ANNs), having a highly parallel architecture, have emerged as a new paradigm for solving computationally intensive tasks using collective computation in a network of neurons. They can be considered as analog computers relying on simplified models of neurons. The essential difference between the ANN's distributed computation and a modern day digital computer's functioning is that in the case of a digital computer, the processing is often centralized at one location by means of a single processor (aptly referred to as the 'uniprocessor' architecture), whereas the collective computation model of a neural network depends upon the simultaneous working of hundreds of thousands of analog neural processors. Each of these 'neurons' have very limited computational power when considered as a separate entity. However, the real power comes with their acting in unison. The immense computational abilities of a neural network are a perfect example of the benefits of teamwork!

Recurrent neural networks, which are essentially ANNs employing feedback interconnections between the neurons, were extensively explored after the concept of Lyapunov (or 'energy') functions, as a means of understanding the complex dynamics of such networks, was introduced by Hopfield and Tank. Their architecture, called the Hopfield Network, was implementable in hardware, and although it became very popular, many limitations like convergence to infeasible solutions and the requirement of a large number of neurons and interconnection weights were revealed when attempts were made to apply it to practical applications. These drawbacks warranted the exploration of alternative neural network architectures which are amenable to hardware realizations. The Nonlinear Synapse Neural Network (NOSYNN) has been proposed as one such alternative which alleviates the problems that plagued the Hopfield Network.

This book deals with VLSI implementations and applications of the NOSYNN type of nonlinear feedback neural networks. These networks have been shown to be better performing than their Hopfield Neural Network (HNN)-based counterparts, in the sense that their convergence to the exact solution is fast and guaranteed. This improvement in the performance is due to underlying difference in the nature of feedback between the HNN and the NOSYNN. While the HNN employs linear feedback (typically implemented using resistors), the NOSYNN employs nonlinear feedback (typically implemented using voltage-mode comparators). This difference in hardware also carries over to a difference in the dynamical properties

viii Preface

of the two networks and makes the energy functions of the two networks vastly different. While the HNN has a quadratic form of the energy function, the NO-SYNN has transcendental terms in its energy function which account for better and faster convergence characteristics.

In this text, the NOSYNN architecture has been chosen as the starting point of the exploration for better hardware implementations of ANNs. Thereafter, the content progresses in two dimensions. First, the voltage-mode NOSYNN has been reconfigured and applied to a new problem, viz. the solution of linear equations. As has been mentioned above, the NOSYNN-based neural network for solving linear equations has an associated energy function which contains transcendental terms as opposed to the quadratic terms in the energy functions for the Hopfield network and its variants. It is shown that the network has only a unique minimum in the energy landscape, and moreover, the global minimum coincides exactly with the solution point of the system of linear equations. Thereafter, it has been shown that two other important problems of mathematical programming: linear programming problem (LPP) and quadratic programming problem (QPP) could also be solved by incorporating small modifications in the voltage-mode network proposed for the solution of linear equations.

Second, a 'mixed'-mode (MM) implementation for the NOSYNN has been discussed. Applications of the 'mixed'-mode neural circuit in solving linear equations, LPP, QPP, graph coloring, and ranking of numbers, are explained in detail. In the so-called 'mixed'-mode hardware realization, neuron states are represented as voltages whereas the synaptic interconnections convey information in the form of currents. It has been shown that the mixed-mode implementation of the NOSYNN leads to reduction in the overall circuit complexity, as compared to the voltage-mode realization, by eliminating the resistors employed as synaptic weights. Two different VLSI realizations of the 'mixed'-mode networks are discussed. The first employs Differential Voltage Current Conveyors (DVCCs) to implement voltage comparators with current outputs. The second class of realizations use Operational Transconductance Amplifiers (OTAs) to provide the required voltage comparison at the inputs of the comparators.

#### Why this Book?

A very pertinent question that would come to the mind of a person coming across this book, while searching for a book on feedback neural networks, is 'What does this text has to offer which any other book does not?' The answer to the question lies in the nature of content. While a multitude of (very good) books on neural networks are heavy on theory and the related mathematics without dwelling on the actual hardware implementations, this particular text focusses on the intricacies involved when a neural circuit is actually realized in hardware. This book does not intend to replace the already established books on the subject. Rather, it offers the readers an additional cue about how to actually port the neural circuit, leaving

behind all the mathematics, to a real-world circuit, for instance, a CMOS realization. The block diagram representations that abound in many of the existing texts are sufficient for developing an understanding about the intended working of the network. However, such a representation generally assumes ideal values and behavior of the various components, which is seldom the case in an actual real-world implementation. This has led to a severe dent on the neural network field in general, with critics saying that neural networks promise the moon but deliver nothing. Almost entirety of such statements are issued by researchers who are attracted by the field only to find it full of perfectly working mathematical models which turn into nonperforming entities in a breadboard implementation. It is the contention of the author that a significant number of such misplaced ideas about neural networks can be eliminated if interested persons are provided the required help in actual hardware design and testing of such circuits.

Although it is true that the real power of neural networks lies in massively parallel structures, containing hundreds of neurons, capable of solving combinatorial (and other) problems comprising a large number of variables; the fact should not prevent a book from being able to provide small-sized scaled versions of those huge networks, just to make a reader familiar with the actual operation of the network. The approach followed in this book is simply to start with the most simple case, understand its operation, get its maths right, test it in hardware, and then move on to somewhat bigger problems. For instance, for every linear equation solver discussed in the book, first a small circuit capable of solving just two linear equations is presented and explained. It is the belief of the author that the concept of energy function is easily grasped for networks with low neuron counts. Once the operation, maths and the hardware of the two variable linear equation solver is complete, the text moves on to slightly more complex circuits before finally dealing with the generalized version of the network.

#### **Prerequisites**

For a good understanding of the topics covered in this book, a reader should have knowledge about electronic amplifiers, particularly the operational amplifier. A basic knowledge of circuit theory is assumed. On the mathematics front, the reader should have studied differential and integral calculus as well as mathematical optimisation.

### Acknowledgments

Writing a book is seldom a 'one-man' effort. This remains true for this book as well. There are many whom I would like to thank and acknowledge.

I am at loss to find words suitable enough to express my gratitude to my parents for their unfaltering love and support. I am indebted to them for the difficulties, and loneliness, that they endure while I am away from them. I also wish to thank my younger brother Sarim for his deep concern and support in my work.

Thanks are also due to my wife, Asra, for her patience and faith in me. My dual responsibility of work and family has been greatly lessened thanks to her understanding nature.

I take this opportunity to thank Dr. Syed Atiqur Rahman for introducing me to the nonlinear feedback architecture in neural networks. It is through his concern and continuous help that I have been able to write this book. I am also thankful to Prof. Ekram Khan, Dr. Omar Farooq, and Dr. Sudhanshu Maheshwari for their time, encouragement, and helpful suggestions.

I also thank my friends and colleagues Parveen Beg, Mohd. Sharique, Syed Javed Arif, Ale Imran, Naushad Alam, and Beenish Zia for the different ways in which they have helped me.

Since the present document was prepared in LATEX, thanks are also due to the thousands of individuals who have coded for the LATEX project for free. It is due to their efforts that we can generate professionally typeset PDFs now.

### **Contents**

1	Intr	oduction	1
	1.1	Neural Networks	1
	1.2	Applications of Neural Networks	3
	1.3	Hardware for Neural Networks	4
	1.4	Outline of Contents	6
	1.5	Organization of the Chapters	7
	Refe	erences	8
2	Bac	kground	13
	2.1	Hopfield Neural Network	13
	2.2	Nonlinear Synapse Neural Network	20
		2.2.1 Sorting of Numbers Using NOSYNN	25
		2.2.2 Graph Colouring Using NOSYNN	35
		2.2.3 Graph Coloring Using Modified	
		Voltage-Mode NOSYNN	37
	2.3	Chosen Problems: Description and Applications	44
		2.3.1 System of Simultaneous Linear Equations	44
		2.3.2 Linear Programming Problem	46
		2.3.3 Quadratic Programming Problem	47
	2.4	Overview of Relevant Literature	48
	2.5	Summary	50
	Refe	erences	51
3	Volt	tage-Mode Neural Network for the Solution	
	of L	inear Equations	55
	3.1	Introduction	55
	3.2	Solving Linear Equations Using the Hopfield	
		Neural Network	56
		3.2.1 The Hopfield Network	56
		3.2.2 Modified Hopfield Network for Solving	
		Linear Equations	59
	3.3	NOSYNN-Based Neural Circuit for Solving	
		Linear Equations	65

xiv Contents

		3.3.1 Proof of the Energy Function	84
		3.3.2 Stable States of the Network	84
		3.3.3 Convergence of the Network	88
	3.4	Hardware Simulation Results	91
	3.5	Hardware Implementation	95
	3.6	Low-Voltage CMOS-Compatible Linear Equation Solver	97
	3.7	Comparison with Existing Works	101
	3.8	Discussion on VLSI Implementation Issues	102
	3.9	Conclusion	102
		prences	103
4	Mix	ed-Mode Neural Circuit for Solving Linear Equations	105
	4.1	Introduction	105
	4.2	Mixed-Mode Neural Network for Solving Linear Equations	106
		4.2.1 Proof of the Energy Function	120
		4.2.2 Stable States of the Network	121
	4.3	Hardware Simulation Results	124
	4.4	Digitally-Controlled DVCC	129
	4.5	DC-DVCC Based Linear Equation Solver	131
	4.6	Hardware Simulation Results	134
	4.7	Performance Evaluation	138
	4.8	VLSI Implementation Issues	141
	4.9	Conclusion	143
	Refe	erences	143
5	Non	-Linear Feedback Neural Circuits for Linear	
	and	Quadratic Programming	145
	5.1	Introduction	145
	5.2	Non-Linear Feedback Neural Network	
		for Linear Programming	147
		5.2.1 Hardware Simulation Results	153
	5.3	Non-Linear Feedback Neural Network for Solving QPP	157
		5.3.1 Simulation Results	160
	5.4	Discussion on Energy Function	161
	5.5	Issues in Actual Implementation	163
	5.6	Comparison with Existing Works	166
	5.7	Mixed-Mode Neural Circuits for LPP and QPP	167
	5.8	Conclusion	170
	Refe	erences	170
6	OTA	A-Based Implementations of Mixed-Mode Neural Circuits	171
	6.1	Introduction	171
	6.2	OTA-Based Linear Equation Solver	173

Contents xv

	6.3	Improved OTA-Based Linear Equation Solver	177
	6.4	OTA-Based Graph Colouring Neural Network	180
	6.5	OTA-Based Neural Network for Ranking	182
	6.6	Linear Programming Using OTAs	184
	6.7	OTA-Based QPP Solver	185
	Refe	rences	185
7	Con	clusion	187
	7.1	Conclusion	187
	7.2	Further Reading	188
	Refe	rences	189
Appendix A: Mixed-Mode Neural Network for Graph Colouring			191
Appendix B: Mixed-Mode Neural Network for Ranking			
Al	About the Author		

## **Figures**

Fig. 2.1	Typical plot of the activation function of a neuron	
	in Hopfield network	15
Fig. 2.2	An electronic circuit representation of the continuous	
	Hopfield neural network	16
Fig. 2.3	ith neuron of Hopfield neural network	17
Fig. 2.4	Schematic of the NOSYNN architecture	21
Fig. 2.5	Electronic circuit implementation of the NOSYNN	22
Fig. 2.6	Comparator outputs in the high gain limit $(\beta \to \infty) \dots$	23
Fig. 2.7	ith neuron of the NOSYNN based neural network	
	for ranking of numbers	26
Fig. 2.8	Neuron outputs in the NOSYNN based neural network	
	for ranking of two numbers	33
Fig. 2.9	NOSYNN based neural network for ranking	
	of three numbers	33
Fig. 2.10	Neuron outputs in the NOSYNN based neural network	
	for ranking of three numbers	35
Fig. 2.11	ith neuron in the NOSYNN based circuit for graph colouring	
	(feedback to comparators is from all neurons corresponding	
	to the nodes which are adjacent to the <i>i</i> th node;	
	$j=1,2,\ldots,n; j\neq i)$	36
Fig. 2.12	Transfer characteristics of the voltage-mode comparator	
	modified to yield unipolar voltage outputs. a Case of outputs	
	being 0 or $\pm V_m$ and <b>b</b> case of outputs being $-V_m$ or $0 \dots$	38
Fig. 2.13	Obtaining the unipolar characteristics of Fig. 2.12 by using	
	a bipolar comparator and a diode. a Circuit for obtaining	
	the transfer characteristics of Fig. 2.12a, <b>b</b> circuit	
	for obtaining the transfer characteristics of Fig. 2.12b	38
Fig. 2.14	ith neuron of the modified voltage-mode graph colouring	
	neural network based on NOSYNN	39
Fig. 2.15	Transfer characteristics of the opamp used to realize	
-	the neuron in Fig. 2.11	41
Fig. 3.1	<i>i</i> th neuron of Hopfield neural network	57

xviii Figures

Fig. 3.2	Typical energy function plot for the Hopfield network	
	for a 2 neuron system for the case of symmetric weight	<b>~</b> 0
T: 2.2	matrix W with zero diagonal elements	58
Fig. 3.3	Typical energy function plot for the Hopfield network	<b>5</b> 0
T: 0.4	for a 2 neuron system	59
Fig. 3.4	ith neuron of the modified Hopfield neural network	
T: 0.7	for solving simultaneous linear equations in <i>n</i> -variables	60
Fig. 3.5	Complete circuit of the modified Hopfield neural network	
	applied for solving $n$ simultaneous linear equations	
T: 0.6	in <i>n</i> -variables	63
Fig. 3.6	The modified Hopfield neural network applied for solving	
	simultaneous linear equations in 2 variables, with symmetric	- 1
T: 0.	interconnection matrix	64
Fig. 3.7	Results of PSPICE simulation for the network of Fig. 3.6	
E: 2.0	applied to solve (3.28)	65
Fig. 3.8	ith neuron of the NOSYNN-based feedback neural network	<b>67</b>
E: 2.0	circuit to solve simultaneous linear equations in <i>n</i> -variables	67
Fig. 3.9	The NOSYNN-based circuit applied to a 3—variable	70
E: 2.10	problem	72
Fig. 3.10	Typical energy function plot for a 2—variable problem	88
Fig. 3.11	Simulation results for the chosen 3—variable problem	94
Fig. 3.12	Transfer characteristics of the opamps used to realize	05
E:- 2.12	the neurons of Fig. 3.9	95
Fig. 3.13	Experimental results for the first 2—variable problem	00
Fig. 3.14	in Table 3.2	98
rig. 5.14	in Table 3.2	99
Fig. 3.15	Result of PSPICE simulation as obtained	22
11g. 3.13	for the 10—variable problem in Table 3.3	101
Fig. 4.1	Symbolic representation of DVCC	106
Fig. 4.2	CMOS implementation of DVCC	107
Fig. 4.3	Symbolic diagram of the DVCC with multiple Z+ outputs	108
Fig. 4.4	CMOS implementation of the DVCC	100
116	with multiple Z+ outputs	108
Fig. 4.5	DVCC-based mixed-mode feedback neural circuit	
6	to solve $n$ simultaneous linear equations in $n$ variables	110
Fig. 4.6	CMOS realization of digitally controlled DVCC	
8	with gain $k$	130
Fig. 4.7	Digitally programmable, non-linear feedback, mixed-mode,	
C	neural circuit to solve simultaneous linear equations	
	in <i>n</i> -variables	132
Fig. 4.8	The DC-DVCC based circuit applied to a 3-variable	
-	problem	137

Figures xix

	138
	4.00
	138
	1.40
	148
	1.40
	148
	1.40
	148
* * * * * * * * * * * * * * * * * * * *	151
•	154
**	151
	154
	155
	155
	156
	156
	150
	158
	161
	162
	102
	163
	103
	168
	100
	169
	10)
	172
•	1,2
	172
	1,2
	174
	178
	_,,
the synapses and neurons implemented using OTAs	178
	Simulation results for the chosen 3-variable problem Transfer characteristics of the DC-DVCC used to realize the comparator th neuron of the NOSYNN-based feedback neural network circuit to solve a linear programming problem in n variables with m linear constraints Transfer characteristics of a bipolar; and b unipolar; comparators Obtaining unipolar comparator characteristics using an opamp and a diode Transfer characteristics for opamp based unipolar and bipolar comparators as obtained from PSPICE simulations Simulation results for the NOSYNN-based circuit applied to minimize (5.27) subject to (5.28) Simulation results for the NOSYNN-based circuit applied to minimize (5.31) subject to (5.32) Simulation results for the NOSYNN-based circuit applied to minimize (5.35) subject to (5.36) First neuron of the NOSYNN-based feedback neural network circuit to solve a quadratic programming problem in n variables with m linear constraints Simulation results for the NOSYNN-based circuit applied to minimize (5.54) subject to (5.55) Combined effect of last two terms in (5.12) Transfer characteristics of the opamp used to realize the neurons in Fig. 5.1, 5.8 Mixed-mode neural circuit for solving a 2-variable LPP employing DVCC-based unipolar voltage comparators with current outputs Mixed-mode neural circuit for solving a 2-variable QPP employing DVCC-based unipolar voltage comparators with current outputs Symbolic diagram of the operational transconductance amplifier (OTA) CMOS implementation of the operational transconductance amplifier (OTA) with multiple current outputs NOSYNN-based feedback neural network circuit to solve simultaneous linear equations in n-variables with the synapses implemented using OTAs and opamp emulating the functionality of the neuron A scheme for generation of equal valued bias currents NOSYNN-based feedback neural network circuit to solve simultaneous linear equations in n-variables with the synapses and neurons implemented using OTAs

xx Figures

Fig. 6.6	ith neuron of the NOSYNN-based feedback neural network	
	circuit for graph colouring	180
Fig. 6.7	ith neuron of the NOSYNN-based feedback neural network	
	circuit for ranking of numbers	182
Fig. 6.8	Mixed-mode non-linear feedback neural network circuit	
	for the solution of linear programming problems. The OTAs	
	implement unipolar comparators needed to enforce	
	the constraints	183
Fig. 6.9	Mixed-mode non-linear feedback neural network circuit	
	for the solution of quadratic programming problems.	
	The OTAs implement unipolar comparators needed	
	to enforce the constraints	184
Fig. A.1	ith neuron of the mixed-mode graph colouring neural	
	network based on NOSYNN. DVCCs have been used	
	to realize the voltage comparators with current outputs	192
Fig. B.1	ith neuron of the mixed-mode neural network based on	
	NOSYNN for ranking of numbers. DVCCs have been used	
	to realize the voltage comparators with current outputs	196

### **Tables**

Table 2.1	PSPICE simulation results for the NOSYNN based neural	
	network for ranking of two numbers	32
Table 2.2	PSPICE simulation result for the NOSYNN based neural	
	network for ranking of three numbers	34
Table 2.3	Hardware implementation and PSPICE simulation test results	
	for the proposed network	41
Table 2.4	Performance comparison of the proposed network with	
	the NOSYNN-based graph coloring network of Fig. 2.11	42
Table 2.5	PSPICE simulation results for the proposed network applied	
	to graph coloring benchmark problems	43
Table 3.1	PSPICE simulation results for the NOSYNN-based circuit	
	applied to various problems	96
Table 3.2	Hardware test results of the NOSYNN-based circuit applied	
	to 2 and 3 variable problems	97
Table 3.3	PSPICE simulation results with the low-voltage CMOS	
	opamp employed in the NOSYNN-based circuit to solve	
	system of linear equations of various sizes	100
Table 4.1	Aspect ratios of the MOSFETs in the CMOS realization	
	of the DVCC	107
Table 4.2	PSPICE simulation results for the DVCC based mixed-mode	
	linear equation solver circuit applied to solve different	
	systems of linear equations	128
Table 4.3	PSPICE simulation results for the DC-DVCC based	
	linear equation solver circuit applied to solve different	
	systems of linear equations	139
Table 4.4	Effect of variation in resistances on the obtained results	140
Table 4.5	Effect of gains of the DVCC-based comparators	
	on the solution quality	140
Table 4.6	Effect of offset voltages of the DVCC-based comparators	
	on the solution quality	141
Table 4.7	Effect of offset voltages of opamps on solution quality	142
Table 5.1	Effect of variation in resistances on the obtained results	
	of the chosen LPP (5.35)	164

xxii Tables

Table 5.2	Effect of offset voltages of the opamp-based unipolar comparators on the solution quality of the NOSYNN-based circuit on the chosen LPP (5.35)	165
Table 5.3	Effect of offset voltages of the opamp-based neurons on the solution quality of the NOSYNN-based circuit for the	103
Table 5.4	chosen LPP (5.35)	166
Table 5.5	of the chosen QPP (5.54)	167
Table 5.6	circuit on the chosen QPP (5.54)	167
Table 6.1	chosen QPP (5.54)	168
	in which the non-linear synapses are implemented with OTAs, applied to solve various sets	
	of linear equations	176
Table 6.2	PSPICE simulation results for the NOSYNN-based circuit in which the non-linear synapses as well as the neuronal amplifiers are implemented with OTAs, applied to solve	
	various sets of linear equations	179
Table 6.3	PSPICE simulation results for the NOSYNN-based circuit in which the non-linear synapses are implemented with OTAs,	
m.1	applied to solve graph colouring problems	181
Table A.1	PSPICE simulation results of the proposed circuit applied	194
Table B.1	to color different graphs	194
Table B.1	network for ranking of two numbers	197
Table B.2	PSPICE simulation results for the mixed-mode neural	,
	network for ranking of three numbers	198