Abstract
Using dynamically reconfigurable systems makes sense especially when a high degree of flexibility is demanded and the application requires inherent parallelism to achieve real time constraints. The AutoVision architecture is a new Multi Processor System-on-Chip (MPSoC) architecture for video-based driver assistance systems, using run-time reconfigurable hardware accelerator engines for video processing. According to various driving conditions (highway, city, sunlight, darkness, tunnel entrance), different algorithms have to be used for video processing. These different algorithms require different hardware accelerator engines, which are loaded into the AutoVision chip at run-time of the system. The aim of this project was to find out how to use fast dynamic partial reconfiguration to load and operate the right hardware accelerator engines in time (without loosing a single video frame), while removing unused engines in order to save precious chip area.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Alt, N., Claus, C., Stechele, W.: Hardware/software architecture of an algorithm for vision-based real-time vehicle detection in dark environments. In: Proceedings of DATE ’08, pp. 176–181. ACM, New York (2008)
Angermeier, J., Batzer, U., Majer, M., Teich, J., Claus, C., Stechele, W.: Reconf igurable HW/SW architecture of a real-time driver assistance system. In: Proceedings of ARC’08, London, UK, pp. 149–159. Springer, Berlin (2008)
Bomel, P., Crenne, J., Ye, L., Diguet, J.P., Gogniat, G.: Ultra-fast downloading of partial bitstreams through Ethernet. In: Proceedings of ARCS ’09, Delft, The Netherlands. Lecture Notes in Computer Science, pp. 72–83. Springer, Berlin (2009)
Claus, C., Müller, F.H., Stechele, W.: Combitgen: A new approach for creating partial bitstreams in Virtex-II Pro devices. In: Proceedings of the Workshop on Dynamically Reconfigurable Systems (ARCS’06), Frankfurt a. M., Germany, pp. 122–131 (2006)
Claus, C., Müller, F.H., Zeppenfeld, J., Stechele, W.: A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration. In: Proceedings of IPDPS ’07, Long Beach, California, pp. 1–7 (2007)
Claus, C., Stechele, W., Herkersdorf, A.: AutoVision—a run-time reconf igurable MPSoC architecture for future driver assistance systems. Inf. Technol. 49(3), 181–187 (2007)
Claus, C., Zeppenfeld, J., Müller, F., Stechele, W.: Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance systems. In: Proceedings of DATE ’07, Nice, France, pp. 498–503 (2007)
Claus, C., Stechele, W., Kovatsch, M., Angermeier, J., Teich, J.: A comparison of embedded reconfigurable video-processing architectures. In: Proceedings of FPL ’08, Heidelberg, Germany, pp. 587–590 (2008)
Claus, C., Zhang, B., Stechele, W., Braun, L., Hübner, M., Becker, J.: A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In: Proceedings FPL ’08, Heidelberg, Germany, pp. 535–538 (2008)
Claus, C., Huitl, R., Rausch, J., Stechele, W.: Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation. In: Proceedings of FPL ’09, Prague, Czech Republic (2009)
Claus, C., Laika, A., Jia, L., Stechele, W.: High performance FPGA based optical f low calculation using the census transformation. In: Proceedings of IV ’09, Xi’an, China (2009)
Herkersdorf, A., Claus, C., Meitinger, M., Ohlendorf, R., Wild, T.: Reconfigurable processing units vs. reconfigurable interconnects. In: Dynamically Reconfigurable Architectures, no. 06141 in Dagstuhl Seminar Proceedings (2006)
Hübner, M., Ullmann, M., Weissel, F., Becker, J.: Real-time configuration code decompression for dynamic FPGA self-reconfiguration. In: Proceedings of IPDPS ’04, Santa Fe, New Mexico, vol. 4, p. 138b (2004)
Hübner, M., Braun, L., Becker, J., Claus, C., Stechele, W.: Physical configuration on-line visualization of Xilinx Virtex-II FPGAs. In: Proceedings of ISVLSI ’07, Porto Alegre, Brazil pp. 41–46 (2007)
Manet, P., Maufroid, D., Tosi, L., Gailliard, G., Mulertt, O., Ciano, M.D., Legat, J.D., Aulagnier, D., Gamrat, C., Liberati, R., Barba, V.L., Cuvelier, P., Rousseau, B., Gelineau, P.: An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications. EURASIP J. Embed. Syst. 2008 (2008)
Mobileye: http://www.mobileye-vision.com
Shelburne, M., Patterson, C., Athanas, P., Jones, M., Martin, B., Fong, R.: Metawire: using FPGA configuration circuitry to emulate a network-on-chip. In: Proceedings of FPL ’08, Heidelberg, Germany, pp. 257–262 (2008)
Xilinx, Inc.: XAPP290: Two Flows for Partial Reconfiguration: Module Based or Difference Based. 2100 Logic Drive, San Jose, CA, USA (2004)
Zeppenfeld, J.: LIS-IPIF Specification. Lehrstuhl für Integrierte Systeme (LIS), Technische Universität München, Arcisstr. 21, 80280 München, v1.5 edn. (2007). http://www.lis.ei.tum.de/?lisipif
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Claus, C., Stechele, W. (2010). AutoVision—Reconfigurable Hardware Acceleration for Video-Based Driver Assistance. In: Platzner, M., Teich, J., Wehn, N. (eds) Dynamically Reconfigurable Systems. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-3485-4_18
Download citation
DOI: https://doi.org/10.1007/978-90-481-3485-4_18
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-3484-7
Online ISBN: 978-90-481-3485-4
eBook Packages: EngineeringEngineering (R0)