Abstract
This chapter addresses the problem of functional verification of IP cores to be integrated in complex embedded systems. After analyzing the limits of methods based on HDL testbenches or formal verification, a pseudo-random coverage-driven approach is presented (verification environment design guidelines together with a final coverage report summary) and applied to a novel Router IP core design, a key component of Network-on-Chip communication infrastructure in embedded systems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Bhadra J, Abadir MS, Ray S, Wang L-C (2007) A survey of hybrid techniques for functional verification. IEEE Des Test Comput 24(2):112–122
Bartley MG, Galpin D, Blackmore T (2002) A comparison of three verification techniques: directed testing, pseudo-random testing and property checking. In: Proc. 39th Design Automation Conf. (DAC02), ACM Press, New York, 2002, pp 819–823
OSCI (2003) SystemC Verification standard specification version 1.0e. http://www.systemc.org, May, 2003
Yuan J, Shen J, Abraham J, Aziz A (1997) On combining formal and informal verification. In: Proc. Int’l Conf. Computer-Aided Verific., LNCS 1254, Springer, Heidelberg, 1997, pp 376–387
Sumners R, Bhadra J, Abraham J (2000) Automatic validation test generation using extracted control models. In: Proc. IEEE Int’l Conf. VLSI Design, pp 312–320
Eghbal A et al (2009) Fault injection-based evaluation of a synchronous NoC router. In: Proc. IEEE IOLTS’09, pp 212–214
Mariani R, Boschi G (2007) A systematic approach for Failure Modes and Effects Analysis of System-On-Chips. In: Proc. IEEE IOLTS’07, pp 187–188
Berman V (2005) An update on IEEE P1647: the e system verification language. IEEE Des Test Comput 22(5):484–486
Murphy G, Schwanninger C (2006) Guest editors’ introduction: aspect-oriented programming. IEEE Softw 23(1):20–23
Palnitkar S (2003) Design verification with e. Prentice Hall, Upper Saddle River
Al-Badi R et al (2009) A parameterized NoC simulator using OMNet++. In: Proc. IEEE ICUMT’09, pp 1–7
Wen H-H et al (2009) Design of an on-line configurable traffic generator for NoC. In: Proc. IEEE ASID, pp 556–559
Benini L, De Micheli G (2002) Networks on chip: A new SoC paradigm. IEEE Comput 35(1):70–78
Muttersbach J, Villiger T, Fichtner W (2000) Practical design of globally-asynchronous locally-synchronous systems. In: IEEE ASYNC pp 52–59
Gyu Lee H et al (2007) On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Transactions on Design Automation of Electronic Systems 12(3)
Grammatikakis MD, Coppola M, Maruccia G, Locatelli R, Pieralisi L (2008) Design of cost-efficient interconnect processing units: Spidergon STNoC. CRC Press, Boca Raton
Vitullo FM, L’insalata NE, Petri E, Saponara S, Fanucci L, Casula M, Locatelli R, Coppola M (2008) Low-complexity link microarchitecture for mesochronous communication in networks on chip. IEEE Trans Comput 57:1196–2203
Rahman M et al (2009) Efficient 2DMesh Network on Chip (NoC) considering GALS approach. In: Proc. IEEE ICCIT, pp 841–846
Paolucci PS, Lo Cicero F, Lonardo A, Perra M, Rossetti D, Sidore C, Vicini P, Coppola M, Raffo L, Mereu G, Palumbo F, Fanucci L, Saponara S, Vitullo F (2007) Introduction to the tiled HW architecture of SHAPES. Proc Int Conf Des Autom Test Eur 1:77–82
Paolucci PS, Jerraya A, Leupers R, Thiele L, Vicini P (2006) SHAPES: a tiled scalable software hardware architecture platform for embedded systems. In: Proc. Fourth Int’l Conf. Hardware/Software Codesign and System Synthesis, pp 167–172
Saponara S, Martina M, Casula M, Fanucci L, Masera G (2010) Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding. Microprocess microsyst 34(7–8):316–328
Saponara S et al (2009) A reusable coverage-driven verification environment for Network-on-Chip communication in embedded system platforms. In: IEEE WISES 2009, pp 71–77
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Saponara, S., Vitullo, F., Petri, E., Fanucci, L., Coppola, M., Locatelli, R. (2011). Coverage-Driven Verification of HDL IP Cores. In: Conti, M., Orcioni, S., MartÃnez Madrid, N., Seepold, R. (eds) Solutions on Embedded Systems. Lecture Notes in Electrical Engineering, vol 81. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-0638-5_8
Download citation
DOI: https://doi.org/10.1007/978-94-007-0638-5_8
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-0637-8
Online ISBN: 978-94-007-0638-5
eBook Packages: EngineeringEngineering (R0)