Skip to main content

A Non-Volatile Buffered Main Memory Using Phase-Change RAM

  • Conference paper
  • First Online:
IT Convergence and Security 2012

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 215))

  • 1016 Accesses

Abstract

The new trends of memory semi-conductor technology are changing and developing. Phase-Change RAM (PRAM), Ferroelectric RAM (FeRAM), Magnetic RAM (MRAM) and Resistive RAM (RRAM) are going to take center stage of main memory material of new computer systems in next decade. PRAM also has higher dense, it can keep data about four times more than DRAM. But some problems caused when PRAM uses as a main memory directly. So we suggest Pre-load cache and Assistant buffer. It reduces main memory access and overcome low read speed of PRAM consequently. To reduce write operation also, we propose Assistant buffer. Assistant buffer keeps evicted data and impedes write operation, and facilitates more rapid response about required data when cache misses. As a result of our experimentation, overall performance is decrement of main memory accesses approximately 50 %.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Freitas RF, Wilcke WW (2008) Storage class memory: the next storage system technology. IBM J Res Dev 52(4.5):439–447

    Google Scholar 

  2. Colmenar JM, Risco Martin JL, Lanchares J (2011) An overview of computer architecture and system simulation. SCS M&S Mag 2(02):74–81

    Google Scholar 

  3. NcPRAM. http://www.samsung.com/global/business/semiconductor/products/fusionmemory/Products_NcPRAM.html

  4. Qureshi MK, Srinivassan V, Rivers JA (2009) Scalable high performance main memory system using phase-change memory technology, In: Proceedings of the 36th annual international symposium on computer architecture

    Google Scholar 

  5. Jung KS, Park JW, Weems CC, Kim SD (2011) A superblock based memory adapter using decoupled dual buffers for hiding the access latency of nonvolatile memory, Proceedings of the world congress on engineering and computer science

    Google Scholar 

  6. Gem5 simulator system. http://www.gem5.org/

  7. SPEC CPU 2006. http://www.spec.org/cpu2006/

  8. The Modified SPLASH-2. http://www.capsl.udel.edu/splash/index.html

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Do-Heon Lee .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer Science+Business Media Dordrecht

About this paper

Cite this paper

Lee, DH., Hong, CP., Kim, SD. (2013). A Non-Volatile Buffered Main Memory Using Phase-Change RAM. In: Kim, K., Chung, KY. (eds) IT Convergence and Security 2012. Lecture Notes in Electrical Engineering, vol 215. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-5860-5_53

Download citation

  • DOI: https://doi.org/10.1007/978-94-007-5860-5_53

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-007-5859-9

  • Online ISBN: 978-94-007-5860-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics