Skip to main content

Investigations of Power and EM Attacks on AES Implemented in FPGA

  • Conference paper
  • First Online:
Proceedings of Fifth International Conference on Soft Computing for Problem Solving

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 437))

  • 1433 Accesses

Abstract

Side-channel attack is a new area of research which exploits the leakages such as power consumption, execution time, EM radiation, etc., of crypto algorithms running on electronic circuitry to extract the secret key. This paper describes the VHDL implementations of Advanced Encryption Standard (AES) algorithm on Field Programmable Gate Array board (Spartan 3E) employing Xilinx tool and discusses briefly about Correlation Power/EM Analysis attacks. These attacks have been mounted on part of power and EM traces corresponding to tenth round of AES algorithm. Power and EM traces are being acquired using current probe and EM probe station respectively with the help of oscilloscope and PC. Effects of different ways of implementations on these attacks have been explored. Studies have been carried out to find the effect of operating frequencies and number of samples per clock on the computational complexities in terms of number of traces required to extract the key.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Advanced Encryption Standard. http://en.wikipedia.org/wiki/Adavanced_Encryption_Standard

  2. Stallings, W.: Cryptography and Network Security: Principles and Practice, 3rd edn. Prentice Hall, USA (2003)

    Google Scholar 

  3. Kocher, P.C.: Cryptanalysis of Diffie-Hellman, RSA, DSS, and other systems using timing attacks. In: Advances in Cryptology Conference, CRYPTO ‘95, pp. 171–183 (1995)

    Google Scholar 

  4. Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M., (ed.) CRYPTO 99. LNCS, vol. 1666, pp. 388–397. Springer, Heidelberg (1999)

    Google Scholar 

  5. Quisquater, J.-J., Samyde, D.: ElectroMagnetic analysis (EMA): measures and countermeasures for smart cards. In: International Conference on Research in Smart Cards–E-smart 2001. LNCS, vol. 2140, pp. 200–210. Springer, New York (2001)

    Google Scholar 

  6. Kang, S.-M., Leblebici, Y.: CMOS Digital Integrated Circuits: Analysis and Design. McGraw Hill, New York (2002)

    Google Scholar 

  7. Jaffe, J., Kocher, P.: Introduction to differential power analysis and related attacks. In: Cryptography Research, pp. 1–5 (1998)

    Google Scholar 

  8. Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks. Springer, New York (2007)

    Google Scholar 

  9. Han, Y., Zou, X., Liu, Z., Chen Y.: Efficient DPA Attacks on AES Hardware Implementations. Int. J. Commun. Netw. Syst. Sci. 1(1), 1–103 (2008)

    Google Scholar 

  10. Brier, E., Clavier, C., Olivier, F.: Correlation power analysis with a leakage model. In: The Proceedings of CHES 2004. LNCS, vol. 3156, pp. 16–29. Springer, Hiedelberg (2004)

    Google Scholar 

  11. Gandolfi, K., Mourtel, C., Oliver F.: Electromagnetic analysis: concrete results. In: The Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems 2001 (CHES 2001), LNCS 2162 Paris, France, pp. 251–261 (2001)

    Google Scholar 

  12. Mangard, S.: Exploiting radiated emissions—EM attacks on cryptographic ICs. In: Proceedings of Austrochip (2003)

    Google Scholar 

  13. Agrawal, D., Archambeault, B., Rao, J., Rohatgi, P.: The EM side–channel(s): attacks and assessment methodologies. In: Proceedings of Cryptographic Hardware and Embedded Systems—CHES2002. LNCS, vol. 2523, pp. 29–45. Springer, New York (2002)

    Google Scholar 

  14. Berna Ors, S., Oswald, E., Preneel, B.: Power-Analysis Attacks on an FPGA–First Experimental Results. CHES 2003, LNCS 2779, pp. 35–50, Springer, Heidelberg (2003)

    Google Scholar 

  15. Benhadjyoussef, N., Mestiri, H., Machhout, M., Tourki, R.: Implementation of CPA analysis against AES design on FPGA. In: 2nd International Conference on Communications and Information Technology (ICCIT), pp. 124–128 (2012)

    Google Scholar 

  16. Ors, S.B., Gurkaynak, F., Oswald, E., Preneel, B.: Power-analysis attack on an ASIC AES implementation. In: The proceedings of ITCC 2004, Las Vegas, April 5–7 (2004)

    Google Scholar 

  17. Mestiri, H., Benhadjyoussef, N., Machhout, M., Tourki, R.: A Comparative study of power consumption models for CPA attack. In: International Journal of Computer Network and Information Security, pp. 25–31 (2013)

    Google Scholar 

  18. Tope, K., Rane, A., Rohate, R., Nalawade, S.M.: Encryption and decryption using artificial neural network. Int. Adv. Res. J. Sci. Eng. Techn. 2(4) (2015)

    Google Scholar 

  19. Qaid, G.R., Talbar, S.N.: Encrypting image by using fuzzy logic algorithm. Int. J. Image Process. Vis. Sci. 2(1) (2013)

    Google Scholar 

  20. Ratan, R.: Application of Genetic algorithm in cryptology. Adv. Intell. Syst. Comput. 258, 821–831 (2014)

    Article  Google Scholar 

Download references

Acknowledgments

We are heartily grateful to Dr. G. Athithan, OS and Director, SAG, DRDO, Delhi for his invaluable support, motivation, and informative suggestions. Sincere thanks go to Sh. Devendra Jha, Sc ‘F’ and SCA team members for their suggestions and help rendered during the execution of this work.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Arvind Kumar Singh .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer Science+Business Media Singapore

About this paper

Cite this paper

Singh, A.K., Mishra, S.P., Suri, B.M., Anu Khosla (2016). Investigations of Power and EM Attacks on AES Implemented in FPGA. In: Pant, M., Deep, K., Bansal, J., Nagar, A., Das, K. (eds) Proceedings of Fifth International Conference on Soft Computing for Problem Solving. Advances in Intelligent Systems and Computing, vol 437. Springer, Singapore. https://doi.org/10.1007/978-981-10-0451-3_50

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-0451-3_50

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-0450-6

  • Online ISBN: 978-981-10-0451-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics