Skip to main content

FPGA High-Speed Data Transmission Based on Bit Self-revised Technique

  • Conference paper
  • First Online:
Communications, Signal Processing, and Systems (CSPS 2017)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 463))

  • 135 Accesses

Abstract

With the application of real-time high-speed signal processing in UWB (ultra-wide band) radar receiver as background, a dynamic self-revised scheme is put forward. The scheme is based on FPGA (Field-Programmable Gate Array), which can improve high-speed data transmission quality. It can guarantee that every bit can be sampled at the best time to conquer the logic error and bit error which are brought by static hazard in high data-rate condition. The scheme can realize 400 Mbps high-speed data transmission using a single SelectIO and the test results prove the feasibility and stability of the design.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Meng, L., Zhang, G., Wang, H.: Application of LVDS difference interface based on FPGA. Control Instrum. Chem. Ind. 37(5), 94–96 (2010)

    Google Scholar 

  2. Wang, L., Song, W.: Implementation of high speed real time data acquisition and transfer system. In: IEEE Conference on Industrial Electronics and Applications, pp. 382–386 (2009)

    Google Scholar 

  3. Zhai, S., Chen, J.: Application of PCI9054 in high speed data acquisition based on PCI bus. Electron. Tech. 18(2), 59–62 (2004)

    Google Scholar 

  4. Zhu, H.: Application of PCI9054 in high speed data acquisition system. Foreign Electron. Meas. Technol. 27(2), 74–76 (2008)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Bo Wang .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Wang, B., Zhang, Z., Zhou, L., Xiang, M. (2019). FPGA High-Speed Data Transmission Based on Bit Self-revised Technique. In: Liang, Q., Mu, J., Jia, M., Wang, W., Feng, X., Zhang, B. (eds) Communications, Signal Processing, and Systems. CSPS 2017. Lecture Notes in Electrical Engineering, vol 463. Springer, Singapore. https://doi.org/10.1007/978-981-10-6571-2_154

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-6571-2_154

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-6570-5

  • Online ISBN: 978-981-10-6571-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics