Skip to main content
SpringerLink
Log in

Design and FPGA Implementation of a Quasi-Cyclic LDPC Decoder

  • Conference paper
  • First Online:
Communications, Signal Processing, and Systems (CSPS 2017)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 463))

Abstract

The excellent error correction performance of Low-Density Parity Check code has made it widely used in many modern communication systems, including space communication system. This paper describes a design and FPGA implementation of a quasi-cyclic LDPC decoder based on Min-Sum Algorithm. The partially parallel design solves the contradiction between the consumption of hardware resource and decoding efficiency. The decoder achieves up to a BER of 10−3 at 4 dB, and a throughput of 300 Mbps per iteration for a code length of 8176.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Shannon, C.E.: A mathematical theory of communication. Bell Syst. Tech. J. 27, 379–423 (1948)

    Google Scholar 

  2. Gallager, R.G.: Low density parity check codes. IEEE Trans. Inf. Theory 8(3), 208–220 (1962)

    Google Scholar 

  3. Tanner, R.M.: A recursive approach to low complexity codes. IEEE Trans. Inf. Theory IT-27(9), 533–547 (1981)

    Google Scholar 

  4. MacKay, D.J.C., Neal, R.M.: Near Shannon limit performance of low-density parity check codes. Electron. Lett. 32, 1645–1646 (1966)

    Google Scholar 

  5. Pearl, J.: Probabilistic Reasoning in Intelligent Systems: Networks of Plausible Inference, p. 552. Morgan Kaufmann Publishers Inc., San Francisco (1988)

    Google Scholar 

  6. Hu, X.-Y., Eleftheriou, E., Arnold, D.-M., Dholakia, A.: Efficient implementations of the sum-product algorithm for decoding LDPC codes. In: IEEE Global Telecommunications Conference, vol. 1, pp. 1036–1041 (2011)

    Google Scholar 

  7. Fossorier, M.P.C., Mihaljevic, M., Imai, H.: Reduced complexity iterative decoding of low-density parity-check codes based on belief propagation. IEEE Trans. Commun. 47, 673–680 (1999)

    Google Scholar 

  8. CCSDS 131.0-B-2.2011: TM Synchronization and Channel Coding, Washington, DC, USA (2007)

    Google Scholar 

  9. Yeo, E., et al.: High throughput low-density parity-check decoder architectures. In: Proceedings of IEEE ICCT 2001, pp. 3019–3024 (2001)

    Google Scholar 

  10. Zhang, T.: Efficient VLSI architectures for error-correcting coding. Ph.D. dissertation, University of Minnesota, pp. 51–77, July 2002

    Google Scholar 

Download references

Acknowledgments

This work was supported by the Fundamental Research Funds for the Center Universities (Grant No. HIT.MKSTISP.2016 13).

Author information

Authors and Affiliations

  1. Harbin Institute of Technology, Xidazhijie, 92, Harbin, 150006, China

    Honglin Zhao & Haiyue Zhang

Authors
  1. Honglin Zhao
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Haiyue Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding authors

Correspondence to Honglin Zhao or Haiyue Zhang .

Editor information

Editors and Affiliations

  1. Department of Electrical Engineering, University of Texas at Arlington, Arlington, Texas, USA

    Qilian Liang

  2. College of Electronic and Communication Engineering, Tianjin Normal University, Tianjin, China

    Jiasong Mu

  3. Harbin Institute of Technology, Harbin, Heilongjiang, China

    Min Jia

  4. College of Electronic and Communication Engineering, Tianjin Normal University, Tianjin, China

    Wei Wang

  5. College of Electronic and Communication Engineering, Tianjin Normal University, Tianjin, China

    Xuhong Feng

  6. College of Electronic and Communication Engineering, Tianjin Normal University, Tianjin, China

    Baoju Zhang

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Zhao, H., Zhang, H. (2019). Design and FPGA Implementation of a Quasi-Cyclic LDPC Decoder. In: Liang, Q., Mu, J., Jia, M., Wang, W., Feng, X., Zhang, B. (eds) Communications, Signal Processing, and Systems. CSPS 2017. Lecture Notes in Electrical Engineering, vol 463. Springer, Singapore. https://doi.org/10.1007/978-981-10-6571-2_222

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-6571-2_222

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-6570-5

  • Online ISBN: 978-981-10-6571-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation