Skip to main content

Demodulation of 8PSK Signal with Gardner Bit Synchronization Using FPGA

  • Conference paper
  • First Online:
Communications, Signal Processing, and Systems (CSPS 2017)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 463))

Abstract

In this paper, a new method of bit synchronization of 8PSK signal based on Gardner algorithm is proposed. When using Gardner bit synchronization, some improvements must be made to accommodate the demodulation of the 8PSK signal. Firstly, a detailed analysis of mathematical model for the Gardner bit synchronization is made, and then the algorithm simulation is accomplished on Quartus and ModelSim joint platform by Verilog HDL. The implement result by FPGA shows the feasibility and the stability of the proposed algorithms.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Gardner, F.M.: A BPSK/QPSK timing-error detector for sampled data receivers. IEEE Trans. Commun. COM-32, 423–429 (1986)

    Google Scholar 

  2. Gardner, F.M.: Interpolation in digital modems—Part I: Fundamentals. IEEE Trans. Commun. 41(3), 501–507 (1993)

    Google Scholar 

  3. Erup, L., Gardner, F.M., Harris, R.A.: Interpolation in digital modems—Part II: Implementation and performance. IEEE Trans. Commun. 41, 998–1008 (1993)

    Google Scholar 

  4. Chen, Q., Li, M.: Modified gardner algorithm for bit synchronization in high-order QAM system. In: 2013 International Conference on Computational Problem-solving (ICCP), 26–28 October 2013, pp. 427–432 (2013)

    Google Scholar 

  5. Hua, J., Zhou, L., Chen, C., Jiang, L.: Synchronization for QDPSK—Costas loop and Gardner algorithm using FPGAs. In: 2014 IEEE/ACIS 13th International Conference on Computer and Information Science (ICIS), 4–6 June 2014, pp. 27–31 (2014)

    Google Scholar 

  6. Hu, H., et al.: Demodulation of continuous phase 2FSK signal with Gardner synchronization. In: International Conference on Electronics Information and Emergency Communication. IEEE (2016)

    Google Scholar 

Download references

Acknowledgments

This work was supported by the Fundamental Research Funds for the Center Universities (Grant No. HIT.MKSTISP.2016 13).

Author information

Authors and Affiliations

Authors

Corresponding authors

Correspondence to Honglin Zhao or Yun Gong .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Zhao, H., Gong, Y. (2019). Demodulation of 8PSK Signal with Gardner Bit Synchronization Using FPGA. In: Liang, Q., Mu, J., Jia, M., Wang, W., Feng, X., Zhang, B. (eds) Communications, Signal Processing, and Systems. CSPS 2017. Lecture Notes in Electrical Engineering, vol 463. Springer, Singapore. https://doi.org/10.1007/978-981-10-6571-2_81

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-6571-2_81

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-6570-5

  • Online ISBN: 978-981-10-6571-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics