Abstract
Network on Chip is an emerging communication framework for multi-core systems. Due to increasing number of cores and complex workloads, congestion management techniques in NoC are gaining more research focus. Packet throttling is one of a cost effective technique for congestion management. It delays the packet injection into the network, thereby regulating traffic in network and hence provide ease of packet movement generated by other critical applications. Finding point of throttling and rate of throttling are two major design issues that can impact the performance and stability of any throttling algorithm. Existing state of the art throttling techniques use local throttling decision coordinated by a single central controller. We overcome the issues related with this by partitioning the network into number of subnetworks, each with a zonal controller. Our experiment results in 8 \(\times \) 8 2D mesh with real traffic workloads consisting of SPEC 2006 CPU benchmarks shows an average packet latency reduction of 6.2% than the state of the art packet throttling techniques.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Baydal, E., et al.: A congestion control mechanism for wormhole networks. In: Ninth Euromicro Workshop on Parallel and Distributed Processing. IEEE, pp. 19–26 (2001)
Thottethodi, M., et al.: Self-tuned congestion control for multiprocessor networks. In: The Seventh International Symposium on High-Performance Computer Architecture, HPCA, pp. 107–118. IEEE (2001)
Ebrahimi, E., et al.: Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. ACM SIGPLAN Not. 45(3), 335–346 (2010). ACM
Ausavarungnirun, R., et al.: Adaptive cluster throttling: improving high-load performance in bufferless on-chip networks. Computer Architecture Lab (CALCM), Carnegie Mellon University, SAFARI Technical Report TR-2011-006 (2011)
Nychis, G.P., et al.: On-chip networks from a networking perspective: congestion and scalability in many-core interconnects. ACM SIGCOMM Comput. Commun. Rev. 42(4), 407–418 (2012)
Chang, K.K.-W., et al.: HAT: heterogeneous adaptive throttling for on-chip networks. In: IEEE 24th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), pp. 9–18. IEEE (2012)
Jiang, N., et al.: A detailed and flexible cycle-accurate network-on-chip simulator. In: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 86–96. IEEE (2013)
Binkert, N., et al.: The gem5 simulator. ACM SIGARCH Comput. Architect. News 39(2), 1–7 (2011)
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Aswathy, N.S., Raj, R.S.R., Das, A., Jose, J., Josna, V.R. (2017). Adaptive Packet Throttling Technique for Congestion Management in Mesh NoCs. In: Kaushik, B., Dasgupta, S., Singh, V. (eds) VLSI Design and Test. VDAT 2017. Communications in Computer and Information Science, vol 711. Springer, Singapore. https://doi.org/10.1007/978-981-10-7470-7_33
Download citation
DOI: https://doi.org/10.1007/978-981-10-7470-7_33
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7469-1
Online ISBN: 978-981-10-7470-7
eBook Packages: Computer ScienceComputer Science (R0)