Abstract
Digital Adders and Multipliers are the backbone of Digital Signal Processing systems. A novel adder which uses Recursive Doubling technique for carry generation is propounded in this paper. A Multiplier based on Quarter square algorithm is designed and implemented using the proposed Cyclic Redundant Adder on Field Programmable Gate Array. The proposed Cyclic Redundant adder is compared amongst the recent high performance adders like Ling Adder, Carry Shifting Adder with carry increment and Carry Look Ahead Adder. The Cyclic Redundant adder has been observed to be the fastest with the least time delay of 2.719 ns for 64 bit input.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Barakat, M., Saad, W., Shokair, M., Elkordy, M.: Implementation of efficient portable low delay adder using FPGA. In: 28th International Conference on Microelectronics ICM (2016)
Suganya, R., Meganathan, D.: High performance VLSI adders. In: 3rd International Conference on Signal Processing, Communication and Networking ICSCN (2015)
Katz, R.H.: Contemporary Logic Design. Benjamin Publishing Co., CA (1994)
Ling, H.: High-speed binary adder. IBM J. Res. Dev. 25, 156–166 (1981)
Saji Antony, M., Sri Ranjani Prasanthi, S., Indu, S., Pandey, R.: Design of high speed Vedic multiplier using multiplexer based adder. In: International Conference on Control Communication & Computing India ICCC (2015)
Dadda, L.: Some schemes for parallel multipliers. Alta Freq. 19, 349–356 (1965)
Ling, H.: High speed binary parallel adder. IEEE Trans. Electron. Comput. EC15, 799–802 (1966)
Chen, T.C.: A binary multiplication scheme based on squaring. IEEE Trans. Comput. C20, 678–680 (1971)
Jayashree, T., Basu, D.: On binary multiplication using the quarter square algorithm. IEEE Trans. Comput. C25, 957–960 (1976)
Johnson, E.L.: A digital quarter square multiplier. IEEE Trans. Comput. C29, 258–261 (1980)
Ling, H.: High-speed computer multiplication using a multiple-bit decoding algorithm. IEEE Trans. Comput. C19, 706–709 (1970)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Dheepika, K., Jevasankari, K.S., Chandhar, V., Kailath, B.J. (2017). Realization of Multiplier Using Delay Efficient Cyclic Redundant Adder. In: Kaushik, B., Dasgupta, S., Singh, V. (eds) VLSI Design and Test. VDAT 2017. Communications in Computer and Information Science, vol 711. Springer, Singapore. https://doi.org/10.1007/978-981-10-7470-7_4
Download citation
DOI: https://doi.org/10.1007/978-981-10-7470-7_4
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7469-1
Online ISBN: 978-981-10-7470-7
eBook Packages: Computer ScienceComputer Science (R0)