Abstract
The 64b/66b technique conventionally is suited for low BER fiber optic channels, but can be extended for higher BER channels by including proper error correcting code and preamble. A modified 64b/66b line encoding technique for the design of high speed SERDES is proposed. Unlike earlier 8b/10b technology, run-length is no more guaranteed but is statistically bound. Generated polynomials are statistically tested in MATLAB prior VHDL implementation. Optimal selection of primitive polynomial limits run length to 11 and provides sub-optimal data security. Proposed 64/66b encoding technique reduces overhead by 15.8% (at 6.3% CRC) with respect to conventional 8b/10b, while is also suited for high BER channels like wireless and free space. A performance optimum between security, run-length, ISI and DC equalization, this scheme finds potential application in space camera electronics, 5G technology and other IOT applications like driverless cars that require to handle large volumes of real time data with sufficient security on high BER wireless channels.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Stauffer, D.R., Mechler, J.T., Sorna, M.A., Dramstad, K., Ogilvie, C.R., Mohammad, A., Rockrohr, J.D.: High Speed Serdes Devices and Applications. Springer, Boston (2009). https://doi.org/10.1007/978-0-387-79834-9
Datasheet of the COTS SERDES (Texas Instruments Part No. TLK2711, DS90UR241)
Richard, T., Donald, A., Steve, D., et al.: U.S. Patent No. 20,030,217,215, Washington (2003)
Walker, R., Dugan, R.: 64b/66b low overhead proposal for seriel links, IEEE 802.3 (2000)
Gupta, H.S., et al.: 64b/66b Line Encoding for High Speed Serializers, IEEE VLSID (2017)
http://www2.siit.tu.ac.th/prapun/ecs455/ece5610501PolynomialsOverGaloisField.pdf
Weldon Jr., E.J.: U.S. Patent No. 4,723,246. Washington, DC US 06/759,491 (1988)
Radiation-Tolerant ProASIC3 Low Power Spaceflight Flash FPGA, Datasheet, Rev5 (2012)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Singh, J., Mohapatra, S., Mohapatra, N.R. (2017). Performance Optimized 64b/66b Line Encoding Technique for High Speed SERDES Devices. In: Kaushik, B., Dasgupta, S., Singh, V. (eds) VLSI Design and Test. VDAT 2017. Communications in Computer and Information Science, vol 711. Springer, Singapore. https://doi.org/10.1007/978-981-10-7470-7_6
Download citation
DOI: https://doi.org/10.1007/978-981-10-7470-7_6
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7469-1
Online ISBN: 978-981-10-7470-7
eBook Packages: Computer ScienceComputer Science (R0)