Abstract
The presence of real valued variables that change continuously over dense real time makes it unrealistic to lift the definitions of equivalence used in the digital domain to the analog/mixed-signal domains. Thus the notion of equivalence between infinite state systems such as analog and mixed signal (AMS) circuits have been traditionally expressed in terms of its domain specific features or behavioral signatures. This paper formalizes the definition of feature based equivalence and presents a framework for monitoring feature based equivalence using a simulation based approach. The proposed methodology has been illustrated using various AMS circuit families.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Ain, A., da Costa, A.A.B., Dasgupta, P.: Feature indented assertions for analog and mixed-signal validation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD) 35(11), 1928–1941 (2016)
Alur, R., et al.: The algorithmic analysis of hybrid systems. Theor. Comp. Sci. 138, 3–34 (1995)
Balivada, A., Hoskote, Y., Abraham, J.: Verification of transient response of linear analog circuits. In: VLSI Test Symposium, pp. 42–47 (1995)
Cadence: Conformal Equivalence Checker, https://www.cadence.com/content/cadence-www/global/en_US/home/tools/digital-design-and-signoff/equivalence-checking/conformal-equivalence-checker.html
Hedrich, L., Barke, E.: A formal approach to nonlinear analog circuit verification. In: IEEE ICCAD, pp. 123–127 (1995)
Hedrich, L., Barke, E.: A formal approach to verification of linear analog circuits with parameter tolerances. In: DATE, pp. 649–655 (1998)
Horowitz, M., et. al: Fortifying analog models with equivalence checking and coverage analysis. In: DAC, pp. 425–430, June 2010
Kanellakis, P.C., Smolka, S.A.: CCS expressions, finite state processes, and three problems of equivalence. Inf. Comput. 86(1), 43–68 (1990)
Paige, R., Tarjan, R.E.: Three partition refinement algorithms. SIAM J. Comput. 16(6), 973–989 (1987)
Salem, A.: Semi-formal verification of VHDL-AMS descriptions. In: IEEE International Symposium on Circuits and Systems, vol. 5, pp. V-333–V-336 (2002)
Seshadri, S., Abraham, J.: Frequency response verification of analog circuits using global optimization techniques. J. Electron. Test. 17(5), 395–408 (2001)
Singh, A., Li, P.: On behavioral model equivalence checking for large analog/mixed signal systems. In: IEEE ICCAD, pp. 55–61, November 2010
Steinhorst, S., Hedrich, L.: Equivalence checking of nonlinear analog circuits for hierarchical AMS system verification. In: VLSI-SoC, pp. 135–140 (2012)
Synopsys: Formality - User Guide Version, June 2007, http://www.vlsiip.com/formality/ug.pdf
Zaki, M.H., Tahar, S., Bois, G.: Formal verification of analog and mixed signal designs: a survey. Microelectron. J. 39(12), 1395–1404 (2008)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Ain, A., Sanyal, S., Dasgupta, P. (2017). A Framework for Automated Feature Based Mixed-Signal Equivalence Checking. In: Kaushik, B., Dasgupta, S., Singh, V. (eds) VLSI Design and Test. VDAT 2017. Communications in Computer and Information Science, vol 711. Springer, Singapore. https://doi.org/10.1007/978-981-10-7470-7_73
Download citation
DOI: https://doi.org/10.1007/978-981-10-7470-7_73
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7469-1
Online ISBN: 978-981-10-7470-7
eBook Packages: Computer ScienceComputer Science (R0)