Skip to main content
SpringerLink
Log in

Hardware Architecture Design of AES Cryptosystem with 163-Bit Elliptic Curve

  • Conference paper
  • First Online:
Advanced Multimedia and Ubiquitous Engineering (MUE 2018, FutureTech 2018)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 518))

Abstract

Communication channels, especially the ones in wireless environments need to be secured. But the use of cipher mechanisms in software is limited and cannot be carried out in hardware and mobile devices due to their resource constraints. This paper focuses on the implementation of Elliptic Curve Integrated Encryption Scheme (ECIES) cryptosystem over an elliptic curve of 163-bit key length with an AES cipher block based on the Diffie-Hellman (ECDH) key exchange protocol.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Petit J, Sabatier P (2009) Analysis of ECDSA authentication processing in VANETs. In: 3rd international conference on new technologies, mobility and security. IEEE Press, Cairo, Egypt, pp 1–5

    Google Scholar 

  2. Federal Information Processing Standards. Secure Hash Standard. http://www.sr.nist.gov/publiations/fips/fips180-2/fips180-2withhangenotie.pdf

  3. Martin H, San Millan E, Entrena L, Lopez P, Castro J (2011) AKARI-X: a pseudorandom number generator for secure lightweight systems. In: 17th IEEE international on-line testing symposium (IOLTS). IEEE Press, Athens, Greece, pp 228–233

    Google Scholar 

  4. Mahdizadeh H, Masoumi M (2013) Novel architecture for efficient FPGA implementation of elliptic curve cryptographic processor over GF (2163). In: IEEE transaction on very large scale integration (VLSI) systems, vol 21. IEEE Press, New York, pp 2330–2333

    Google Scholar 

  5. Hariri A, Reyhani-Masoleh A (2009) Bit-serial and bit-parallel montgomery multiplication and squaring over GF (2m). In: IEEE transaction on computer, vol 58. IEEE Press, New York, pp 1332–1345

    Article  MathSciNet  Google Scholar 

  6. Deschamps JP, Imaña JL, Sutter GD (2009) Hardware implementation of finite-field arithmetic. McGraw-Hill. ISBN 978-0-0715-4581-5

    Google Scholar 

  7. National Institute of Standards and Technology. https://csrc.nist.gov/csrc/media/publications/fips/180/2/archive/2002-08-01/documents/fips180-2.pdf

  8. Nguyen TT, Lee H (2016) Efficient algorithm and architecture for elliptic curve cryptographic processor. J Semicond Sci 16(1):118–125

    Article  Google Scholar 

Download references

Acknowledgements

This research was supported by the MSI (Ministry of Science, ICT and Future Planning), Korea, under the Global IT Talent support program (IITP-2017-0-01681) and Human Resource Development Project for Brain scouting program (IITP-2016-0-00352) supervised by the IITP (Institute for Information and Communication Technology Promotion).

Author information

Authors and Affiliations

  1. Department of Information and Communication Engineering, Hanbat National University, 125 Dongseodaero, Yuseong-Gu, Daejeon, 34158, Republic of Korea

    Guard Kanda, Alexander O. A. Antwi & Kwangki Ryoo

Authors
  1. Guard Kanda
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Alexander O. A. Antwi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Kwangki Ryoo
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Kwangki Ryoo .

Editor information

Editors and Affiliations

  1. Department of Computer Science and Engineering, Seoul National University of Science and Technology, Seoul, Korea (Republic of)

    James J. Park

  2. Departement of Business Science, University of Salerno, Fisciano, Italy

    Vincenzo Loia

  3. Department of Information Systems and Cyber Security, The University of Texas at San Antonio, San Antonio, TX, USA

    Kim-Kwang Raymond Choo

  4. Department of Multimedia Engineering, Dongguk University, Seoul, Soul-t’ukpyolsi, Korea (Republic of)

    Gangman Yi

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Kanda, G., Antwi, A.O.A., Ryoo, K. (2019). Hardware Architecture Design of AES Cryptosystem with 163-Bit Elliptic Curve. In: Park, J., Loia, V., Choo, KK., Yi, G. (eds) Advanced Multimedia and Ubiquitous Engineering. MUE FutureTech 2018 2018. Lecture Notes in Electrical Engineering, vol 518. Springer, Singapore. https://doi.org/10.1007/978-981-13-1328-8_55

Download citation

  • DOI: https://doi.org/10.1007/978-981-13-1328-8_55

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-13-1327-1

  • Online ISBN: 978-981-13-1328-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation