Abstract
There are many attempts being made to design circuits in the post-CMOS scenario. One such attempt includes the Nanomagnetic logic. In this logic, a top-down methodology is followed. This paper presents the design of high speed 5:2 and 7:2 compressors using Nanomagnetic logic.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Balamurugan, S., Ghosh, S., Atul, Marimuthu, R., Mallick, P.S.: Design of low power fixed-width multiplier with row bypassing. IEICE Electron. Express 9(20), 1568–1575 (2012)
Balamurugan, S., Srirangaswamy, B., Marimuthu, R., Mallick, P.S.: FPGA design and implementation of truncated multipliers using bypassing technique. In: Proceedings of the International Conference on Advances in Computing, Communications and Informatics, pp. 1111–1117. ACM, Chennai (2012)
Nikonov, D.E., Young, I.A.: Overview of beyond-CMOS devices and a uniform methodology for their benchmarking. In: Proceedings of IEEE, 2498–2533. IEEE (2013)
Stamps, R.L., et al.: The 2014 magnetism roadmap. J. Phys. D: Appl. Phys. 47(33), 333001 (2014)
Rudell, R.L., Sangiovanni-Vincentelli, A.: Multiple-valued minimization for PLA optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 6(5), 727–750 (1987)
Brayton, R.K., Rudell, R., Sangiovanni-Vincentelli, A., Wang, A.R.: MIS: a multiple-level logic optimization system. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 6(6), 1062–1081 (1987)
Brayton, R., Mishchenko, A.: ABC: an academic industrial-strength verification tool. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 24–40. Springer, Heidelberg (2010). https://doi.org/10.1007/978-3-642-14295-6_5
Bryant, R.E.: Graph-based algorithms for boolean function manipulation. IEEE Trans. Comput. 100(8), 677–691 (1986)
Amarú, L., Gaillardon, P.-E., De Micheli, G.: Majority-inverter graph: a novel data-structure and algorithms for efficient logic optimization. In: Proceedings of the 51st Annual Design Automation Conference, pp. 1–6. ACM, San Francisco, CA, USA (2014)
Riente, F., et al.: MagCAD: tool for the design of 3-D magnetic circuits. IEEE J. Explor. Solid-State Comput. Devices Circuits 3, 65–73 (2017)
Marimuthu, R., Mallick, P.S.: Design of efficient signed multiplier using compressors for FFT architecture. J. Eng. Sci. Technol. Rev. 10(2), 108–113 (2017)
Marimuthu, R., Elsie Rezinold, Y., Mallick, P.S.: Design and analysis of multiplier using approximate 15-4 compressor. IEEE Access 5, 1027–1036 (2017)
Marimuthu, R., Pradeepkumar, M., Bansal, D., Balamurugan, S., Mallick, P.S.: Design of high speed and low power 15-4 compressor. In: International Conference on Communication and Signal Processing, pp. 533–536. IEEE, Melmaruvathur (2013)
Marimuthu, R., Bansal, D., Balamurugan, S., Mallick, P.S.: Design of 8-4 and 9-4 compressors for high speed multiplication. Am. J. Appl. Sci. 10(8), 893–900 (2013)
Menon, R., Radhakrishnan, D.: Majority-inverter graph: high performance 5: 2 compressor architectures. In: IEE Proceedings-Circuits, Devices and System, pp. 447–452. IET (2006)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Agarwal, S., Harish, G., Balamurugan, S., Marimuthu, R. (2019). Design of High Speed 5:2 and 7:2 Compressor Using Nanomagnetic Logic. In: Rajaram, S., Balamurugan, N., Gracia Nirmala Rani, D., Singh, V. (eds) VLSI Design and Test. VDAT 2018. Communications in Computer and Information Science, vol 892. Springer, Singapore. https://doi.org/10.1007/978-981-13-5950-7_5
Download citation
DOI: https://doi.org/10.1007/978-981-13-5950-7_5
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-5949-1
Online ISBN: 978-981-13-5950-7
eBook Packages: Computer ScienceComputer Science (R0)