Abstract
In most existing computer systems, data transmission and preservation in the form of plaintext are vulnerable to various attacks. In this paper, we use Parralelized memory Confidentiality and Integrity Protection technology (PCIP) algorithm to ensure the confidentiality and integrity of memory data. On the basis of PCIP, we use PCIP Bonsai Merkle Tree (PCIP+BMT) to protect the counter values of off-chip to reduce system delay and overhead. PCIP is that uses counter mode encryption to encrypt data while adding redundant data for integrity checking. Finally, we use the SimpleScalar Tool to simulate the PCIP and PE-ICE algorithms. The results show that PCIP is encrypted more effectively than the PC-ICE. Compared with the Hash algorithm, it can reduce the system delay and reduce the internal memory overhead. The tree mechanism adopted in this paper reduces the impact on system performance.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Chen, X., Shang, T., Kim, I., et al.: A remote data integrity checking scheme for big data storage. In: IEEE Second International Conference on Data Science in Cyberspace, pp. 53–59. IEEE (2017)
Patrick, C., Jiawen, Z., James, G., et al.: Protecting data on smartphones and tablets from memory attacks. Twent. Int. Conf. Archit. Supp. Progr. Lang. Oper. Syst. 50(4), 177–189 (2015)
Rejani, R., Murugan, D., Krishnan, V.: Digital data protection using steganography. ICTACT J. Commun. Technol. 7(1), 1245–1254 (2016)
Abdellatif, K.M., Chotin, A.R., Mehrez, H.: AES-GCM and AEGIS: efficient and high speed hardware implementations. J. Sig. Process. Syst. 88(1), 1–12 (2017)
Ueno, R., Morioka, S., Homma, N., et al.: A high throughput/gate AES hardware architecture by compressing encryption and decryption datapaths. In: International Conference on Cryptographic Hardware and Embedded Systems, pp. 538–558. Springer, Berlin, Heidelberg (2016)
Wen, W., Jun, Y., Youtao, Z.: Optimizing power efficiency for 3D stacked GPU-in-memory architecture. Microprocess. Microsyst. 49, 44–53 (2017)
Mohan, P., Chelliah, S., Li, Y.: An authentication technique for accessing de-duplicated data from private cloud using one time password. Int. J. Inf. Secur. Priv. 11(2), 1–10 (2017)
Rasjid, Z.E., Soewito, B., Witjaksono, G., et al.: A review of collisions in cryptographic hash function used in digital forensic tools. Procedia Comput. Sci. 116, 381–392 (2017)
Elbaz, R., Torres, L., Sassatelli, G., et al.: Block-level added redundancy explicit authentication for parallelized encryption and integrity checking of processor-memory transactions. Trans. Comp. Sci. X 10, 231–260 (2011)
Chen, C.: QR code authentication with embedded message authentication code. Mob. Netw. Appl. 22(3), 1–12 (2016)
Suh, G.E, Fletcher, C., Clarke, D., et al.: Author retrospective AEGIS. In: Anniversary International Conference, pp. 8–70 (2014)
Garg, N., Bawa, S.: RITS-MHT: relative indexed and time stamped Merkle hash tree based data auditing protocol for cloud computing. J. Netw. Comput. Appl. 84, 1–13 (2017)
Elbaz, R., Torres, L., Sassatelli, G., et al.: A parallelized way to provide data encryption and integrity checking on a processor-memory bus. In: Design Automation Conference, pp. 506–509. ACM (2006)
Mohanraj, V., Srinivasan, S.: Development of advanced encryption standard architecture with sbox parity. Walailak J. Sci. Technol. 14(4), 315–325 (2017)
Kermani, M.M., Jalali, A., Azarderakhsh, R., et al.: Reliable inversion in GF(28) with redundant arithmetic for secure error detection of cryptographic architectures. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. PP(99), 1–1 (2017)
Sharma, N.A., Farik, M.: A performance test on symmetric encryption algorithms—RC2 Vs Rijndael. Int. J. Sci. Technol. Res. 6(7), 292–294 (2017)
Simplescalar. http://www.simplescalar.com/
Arora, H., Bhatia, U., Pandita, S.: Comparative study of different cache models on SimpleScalar architecture. In: Communication and Computing, pp. 302–304. IET (2015)
SPEC 2000. http://www.spec.org/cpu2000/
Uddin, I.: One-IPC high-level simulation of microthreaded many-core architectures. J. Syst. Architect. 60(7), 529–552 (2014)
Zhang, W., Ji, X., Lu, Y., et al.: Prophet: a parallel instruction-oriented many-core simulator. IEEE Trans. Parall. Distrib. Syst. PP(99), 1–1 (2017)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Wang, H., Meng, H., Yao, N., Cheng, Y. (2020). Memory Confidentiality and Integrity Protection Technology. In: Liang, Q., Liu, X., Na, Z., Wang, W., Mu, J., Zhang, B. (eds) Communications, Signal Processing, and Systems. CSPS 2018. Lecture Notes in Electrical Engineering, vol 517. Springer, Singapore. https://doi.org/10.1007/978-981-13-6508-9_130
Download citation
DOI: https://doi.org/10.1007/978-981-13-6508-9_130
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-6507-2
Online ISBN: 978-981-13-6508-9
eBook Packages: EngineeringEngineering (R0)