Abstract
In the design of high-speed communication network chips, the fault-tolerant design of the link layer is among the most important parts. In the design process, the link layer fault tolerance function need to be fully tested and verified. But it is far from enough to rely only on traditional case-by-case simulation. In order to test and verify this function completely, this paper proposes a configurable multi-mode physical layer error generation method implemented on chip: MPLEG (a Multi-mode Physical Layer Error Generator). With MPLEG, a desired bit error pattern can be generated at the physical layer in all stages of chip design, including simulation verification, FPGA prototype system verification, sample chip testing, and actual system running. The statistical analysis of the experimental results shows that MPLEG can generate an error pattern almost identical to the real link error. Meanwhile, MPLEG can perform relatively complete and efficient testing and verification of various functions of link layer fault tolerance.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Tanenbaum, A.S, Wetherall, D.J.: Computer Networks. 5 edn. (2010)
Synopsys VCS. https://www.synopsys.com/verification/simulation/vcs.html. Accessed 21 Apr 2020
Cadence Xcelium Logic Simulation. https://www.cadence.com/en_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/incisive-enterprise-simulator.html. Accessed 21 Apr 2020
Casper, B.K., Haycok, M., Mooney, R.: An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes. In: IEEE Symposium on VLSI Circuits Digest of Technical Papers, Honolulu, HI, USA (2002)
Casper, B., O’Mahony, F.: Clocking analysis, implementation and measurement techniques for high-speed data links—a tutorial. IEEE Trans. Circ. Syst. 56(1), 17–39 (2009)
Ren, J., Oh, D.: Multiple edge responses for fast and accurate system simulations. IEEE Trans. Adv. Packag. 31(4), 741–748 (2008)
Chada, A.R., Wu, S., Fan, J., et al.: Efficient complex broadside coupled trace modeling and estimation of crosstalk impact using statistical BER analysis for high volume. high performance printed circuit board designs. In: IEEE 63rd Electronic Components and Technology Conference (ECTC), Las Vegas, NV, pp. 2095–2101 (2013)
Li, Y.: BER performance analysis of high-speed parallel link. Master’s Thesis of XiDian University (2015)
Hong, D., Ong, C.-K., Cheng, K.-T.: Bit-error-rate estimation for high-speed serial links. IEEE Trans. Circ. Syst.—I: Regul. Pap. 53(12), 2616–2627 (2006)
Wang, C-X., Xu, W.: Packet-level error models for digital wireless channels. In: Proceeding of IEEE ICC 2005, Seoul, Korea, pp. 2184–2189, May 2005
Salih, O.S., Wang, C-X., Mesleh, R., Ge, X., Yua, D.: Predicting burst error statistics of digital wireless systems with HARQ. In: 9th International Wireless Communications and Mobile Computing Conference (IWCMC) (2013)
Lampe, M., Rohling, H.: PER-prediction for PHY mode selection in OFDM communication systems. In: Proceeding of IEEE GLOBECOM 2003, vol. 1, pp. 25–29, December 2003
Ericsson: System-level evaluation of OFDM - further considerations. 3GPP TSG-RAN WG1#35, R1–031303, pp. 17–21, November 2003
Blankenship, Y.W., Sartori, P.J., Classon, B.K., Desai, V., Baum, K.L.: Link error prediction methods for multicarrier systems. In: Proceeding of VTC 2004-Fall, Los Angeles, USA, pp. 4175–4179, September 2004
Ansari, I.S., Yilmaz, F., Alouini, M.-S.: Performance analysis of free-space optical links over Málaga (M) turbulence channels with pointing errors. IEEE Trans. Wirel. Commun. 15(1), 91–102 (2016)
Wu, K., Tan, H., Ngan, H., Liu, Y., Ni, L.M.: Chip error pattern analysis in IEEE 802.15.4. IEEE Trans. Mob. Comput. 11(4), 543–552 (2012)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Qi, X., Lu, P., Cao, J., Dai, Y., Lai, M., Chang, J. (2020). MPLEG: A Multi-mode Physical Layer Error Generator for Link Layer Fault Tolerance Test. In: Dong, D., Gong, X., Li, C., Li, D., Wu, J. (eds) Advanced Computer Architecture. ACA 2020. Communications in Computer and Information Science, vol 1256. Springer, Singapore. https://doi.org/10.1007/978-981-15-8135-9_5
Download citation
DOI: https://doi.org/10.1007/978-981-15-8135-9_5
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-15-8134-2
Online ISBN: 978-981-15-8135-9
eBook Packages: Computer ScienceComputer Science (R0)