Skip to main content
SpringerLink
Log in

Design and Application of CMAC Neural Network Based on Software Hardening Technology

  • Conference paper
  • First Online:
Big Data and Security (ICBDS 2020)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 1415))

Included in the following conference series:

  • 916 Accesses

Abstract

The thought of designing CMAC (Cerebellar Model Articulation Controller) hardware control chip which bases on software hardening technology is put forward according to the working theories and inner structure characteristics of CMAC neural network. The method of software hardening based on FPGA (Field Programmable Gate Array) is discussed in detail. The corresponding simulation waveforms are given. The CMAC compound control strategy used in PMSLM (Permanent Magnet Synchronous Linear Motor) is designed. As the test object, IC22-050A2P1 PMLSM made by Kollmorgen is used in the actual application of hardening CMAC control chip to verify the correctness of the program.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 109.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 139.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Chen, Z., Peng, L., Guangyu, S., Yijin, G., Bingjun, X., Jason, C.: Optimizing FPGA-based accelerator design for deep convolutional neural networks. In: ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 161–170 (2015)

    Google Scholar 

  2. Chen, J.-L., et al.: FPGA implementation of neural network accelerator for pulse information extraction in high energy physics. Nucl. Sci. Tech. 31(5), 1–9 (2020). https://doi.org/10.1007/s41365-020-00756-z

    Article  Google Scholar 

  3. Andrew, B., Sadegh, Y., Vaughn, B.: You cannot improve what you do not measure: FPGA vs. ASIC efficiency gaps for convolutional neural network inference. ACM Trans. Reconfig. Technol. Syst. 11(3), 1–23 (2018)

    Google Scholar 

  4. Cheng, L., Mankit, S., Hongxiang, F., Shuanglong, L., Wayne, L., Ce, G.: Towards efficient deep neural network training by FPGA-based batch-level parallelism. J. Semicond. 41(2), 53–64 (2020)

    Google Scholar 

  5. Jianhui, H., Zhaolin, L., Weimin, Z., Youhui, Z.: Hardware implementation of spiking neural networks on FPGA. Tsinghua Sci. Technol. 25(4), 479–486 (2020)

    Google Scholar 

  6. Ben, V.B., et al.: A mixed-analog-digital multichip system for large-scale neural simulations. Proc. IEEE 102(5), 699–716 (2014)

    Article  Google Scholar 

  7. Neil, D., Liu, S.C.: Minitaur, an event-driven FPGA-based spiking network accelerator. . IEEE Trans. Very Large Scale Integr. Syst. 22(12), 2621–2628 (2014)

    Article  Google Scholar 

  8. Qiang, L., Ming, G., Tao, Z., Qijun, Z.: Feedforward neural network models for FPGA routing channel width estimation. Chin. J. Electron. 25(1), 71–76 (2016)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Information and Communication, Nanjing Institute of Technology, Nanjing, 211167, China

    Hao Zhu

  2. Jiangsu Key Laboratory of Advanced Numerical Control Technology, Nanjing, 211167, China

    Hao Zhu & Mulan Wang

  3. Department of Informatics, University of Leicester, Leicester, L1 7RH, UK

    Weiye Xu

Authors
  1. Hao Zhu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mulan Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Weiye Xu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Hao Zhu .

Editor information

Editors and Affiliations

  1. Nanjing Institute of Technology, Nanjing, China

    Yuan Tian

  2. Nanjing University of Information Science and Technology, Nanjing, China

    Tinghuai Ma

  3. King Saud Unviersity, Riyadh, Saudi Arabia

    Muhammad Khurram Khan

Rights and permissions

Reprints and permissions

Copyright information

© 2021 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Zhu, H., Wang, M., Xu, W. (2021). Design and Application of CMAC Neural Network Based on Software Hardening Technology. In: Tian, Y., Ma, T., Khan, M.K. (eds) Big Data and Security. ICBDS 2020. Communications in Computer and Information Science, vol 1415. Springer, Singapore. https://doi.org/10.1007/978-981-16-3150-4_44

Download citation

  • DOI: https://doi.org/10.1007/978-981-16-3150-4_44

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-16-3149-8

  • Online ISBN: 978-981-16-3150-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation