Skip to main content

Abstract

This paper presents a high efficiency CMOS Power Amplifier (PA) integrated driver based analog pre-distortion (APD) Linearizer. The APD linearization technique has been used as a resolution to enhance the linearity without degrading the efficiency. A 2.45 GHz PA prototype is developed in 180 nm technology. It achieves an input and output return loss of less than –10 dB and power gain more than 20 dB over the operating bandwidth of 2.4 to 2.5 GHz while preserving an unconditional stability performance up to 10 GHz. With maximum output power of 26.7 dBm, the PA delivers 3rd order intercept point (OIP3) of more than 30 dBm with peak power added efficiency (PAE) of 47.2%. The power consumption of 900 mW is achieved with supply voltage of 3.3 V at maximum output power. The fully integrated circuit consumes 2.72 mm2 of area.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Huang, C.C., Chen, W.T., Chen, K.Y.: High efficiency linear power amplifier for IEEE 802.11g WLAN applications. IEEE Microw. Wirel. Components Lett. 16(9), 508–510 (2006)

    Article  Google Scholar 

  2. De Vreede, L.C.N., Vander Heijden, M.P.: Linearization techniques at the device and circuit level. In: Proceeding of the IEEE Bipolar/BiCMOS Circuits Technology Meeting (2006)

    Google Scholar 

  3. Aitchison, C.S., Mbabele, M.: Third order intermodulation improvement in distributed amplifiers. In: 2001 31st European Microwave Conference EuMC 2001, pp. 2–5 (2001)

    Google Scholar 

  4. Kang, S., Sung, E.T., Hong, S.: Dynamic feedback linearizer of RF CMOS power amplifier. IEEE Microw. Wirel. Components Lett. 28(10), 915–918 (2018)

    Article  Google Scholar 

  5. Zhang, K., et al.: 2.4 GHz CMOS self-biased power amplifier with embedded diode lineariser. Electron. Lett. 51(19), 1501–1503 (2015)

    Article  Google Scholar 

  6. Eswaran, U., Ramiah, H., Kanesan, J.: Power amplifier design methodologies for next generation wireless communications. IETE Tech. Rev. (Institution Electron. Telecommun. Eng. India) 31(3), 241–248 (2014)

    Google Scholar 

  7. Jeong, G., Kang, S., Joo, T., Hong, S.: An integrated dual-mode CMOS power amplifier with linearizing body network. IEEE Trans. Circuits Syst. II Express Briefs 64(9), 1037–1041 (2017)

    Google Scholar 

  8. Park, B., et al.: High-performance CMOS power amplifier with improved envelope tracking supply modulator. IEEE Trans. Microw. Theory Tech. 64(3), 798–809 (2016)

    Google Scholar 

  9. Jin, S., Park, B., Moon, K., Kwon, M., Kim, B.: Linearization of CMOS cascode power amplifiers through adaptive bias control. IEEE Trans. Microw. Theory Tech. 61(12), 4534–4543 (2013)

    Article  Google Scholar 

  10. Ren, D., Ren, Z., Zhang, K., Zou, X., Zou, W., Yu, Y.: A 0.2–2.5 GHz CMOS Power Amplifier Using Transformer-Based Broadband Matching Network, pp. 31–34 (2016)

    Google Scholar 

  11. Yin, Y., Yu, X., Wang, Z., Member, S., Chi, B.: An efficiency-enhanced stacked 2.4GHz CMOS power amplifier with mode switching scheme for WLAN applications. IEEE Trans. Microw. Theory Tech. 63(2), 672–682 (2015)

    Article  Google Scholar 

Download references

Acknowledgement

This project was supported by CREST grant number PCEDEC/6050415, USM RUI grant 1001/PCEDEC/8014079, MOHE FRGS grant number PCEDEC/6071449 and Silterra Malaysia for the CMOS 180 nm fabrication support.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jagadheswaran Rajendran .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Gunasegaran, P., Rajendran, J., Mariappan, S., Aziz, Z.A., Yusof, Y.M. (2022). High Efficiency CMOS Power Amplifier with Integrated Driver Based APD Linearizer. In: Mahyuddin, N.M., Mat Noor, N.R., Mat Sakim, H.A. (eds) Proceedings of the 11th International Conference on Robotics, Vision, Signal Processing and Power Applications. Lecture Notes in Electrical Engineering, vol 829. Springer, Singapore. https://doi.org/10.1007/978-981-16-8129-5_55

Download citation

Publish with us

Policies and ethics