

Communications in Computer and Information Science

1066

Commenced Publication in 2007

Founding and Former Series Editors:

Phoebe Chen, Alfredo Cuzzocrea, Xiaoyong Du, Orhun Kara, Ting Liu,
Krishna M. Sivalingam, Dominik Ślęzak, Takashi Washio, and Xiaokang Yang

Editorial Board Members

Simone Diniz Junqueira Barbosa

*Pontifical Catholic University of Rio de Janeiro (PUC-Rio),
Rio de Janeiro, Brazil*

Joaquim Filipe

Polytechnic Institute of Setúbal, Setúbal, Portugal

Ashish Ghosh

Indian Statistical Institute, Kolkata, India

Igor Kotenko

*St. Petersburg Institute for Informatics and Automation of the Russian
Academy of Sciences, St. Petersburg, Russia*

Junsong Yuan

University at Buffalo, The State University of New York, Buffalo, NY, USA

Lizhu Zhou

Tsinghua University, Beijing, China

More information about this series at <http://www.springer.com/series/7899>

Anirban Sengupta · Sudeb Dasgupta ·
Virendra Singh · Rohit Sharma ·
Santosh Kumar Vishvakarma (Eds.)

VLSI Design and Test

23rd International Symposium, VDAT 2019
Indore, India, July 4–6, 2019
Revised Selected Papers

Editors

Anirban Sengupta, FIET, FBCS
Computer Science and Engineering
Indian Institute of Technology Indore
Indore, India

Virendra Singh
Department of Electrical Engineering
Indian Institute of Technology Bombay
Mumbai, India

Santosh Kumar Vishvakarma
Electrical Engineering
Indian Institute of Technology Indore
Indore, India

Sudeb Dasgupta
Department of Electronics
and Communication Engineering
Indian Institute of Technology Roorkee
Roorkee, India

Rohit Sharma
Department of Electrical Engineering
Indian Institute of Technology Ropar
Rupnagar, India

ISSN 1865-0929

ISSN 1865-0937 (electronic)

Communications in Computer and Information Science

ISBN 978-981-32-9766-1

ISBN 978-981-32-9767-8 (eBook)

<https://doi.org/10.1007/978-981-32-9767-8>

© Springer Nature Singapore Pte Ltd. 2019

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This Springer imprint is published by the registered company Springer Nature Singapore Pte Ltd.
The registered company address is: 152 Beach Road, #21-01/04 Gateway East, Singapore 189721, Singapore

Preface

This book presents the state of the art developments on advances in VLSI for IoT and consumer electronics. The book is comprised of several important contributions by leading experts in the field. The chapters presented in this book, as contributions, are part of the 23rd International Symposium on VLSI Design and Test (VDAT 2019), held during July 4–6, 2019, in Indore, India. The contributions were rigorously peer reviewed by a team of leading experts from industry and academia. VDAT 2019 was spearheaded by the following international leaders: general chairs, Dr. Anirban Sengupta, *FIET*, *FBCS* (IIT Indore) and Dr. Santosh Kumar Vishvakarma (IIT Indore).

Each chapter of this book, adopted from VDAT 2019 proceedings, has been peer-reviewed by at least 2 reviewers (single-blind) in terms of novelty, technical correctness, impact of contribution, and advancement to the state of the art. There were 199 submissions in total for VDAT 2019 from around the world and there were 63 accepted papers under oral and poster category. Each of the accepted conference papers have been lucidly presented as a book chapter in these proceedings. The collection of these important contributions are grouped into six categories:

- Analog and Mixed Signal Design
- Computing Architecture and Security
- Hardware Design and Optimization
- Low Power VLSI and Memory Design
- Device Modeling
- Hardware Implementation

The Technical Program Committee of VDAT 2019, who performed the review process, comprised of more than 80 experts nationally and internationally. The authors who contributed to this book spanned across several countries ranging from India, USA, Austria, Germany, Italy, Sweden, UK, etc. This truly reflects the international nature of the contributions compiled under this book.

We sincerely hope that you will enjoy the contributions of the book and that it will serve as a great reading for experts, students, practitioners, designers, researchers, and academics. We, the editors, would like to thank all the contributing authors, reviewers, and other supporting members for their help.

July 2019

Anirban Sengupta
Sudeb Dasgupta
Virendra Singh
Rohit Sharma
Santosh Kumar Vishvakarma

Organization

Steering Committee

V. Agrawal	Auburn University, USA
Jaswinder Ahuja	Cadence Noida, India
A. Bharadwaj	IISc Bangalore, India
Santanu Chaudhury	IIT Jodhpur, India
Satya Gupta	SenZopt Bangalore, India
Manoj S. Gaur	IIT Jammu, India
M. Huebner	BTU, Germany
Milos Krstic	IHP, Germany
Roy P. Paily	IIT Guwahati, India
Niranjan Pol	Seagate Pune, India
V. Ramgopal Rao	IIT Delhi, India
Anirban Sengupta	IIT Indore, India
Surindra Singh	SCL Mohali, India
Sunita Verma	MeitY New Delhi, India

Program Committee

Satyadev Ahlawat	IIT Bombay, India
Sk Subidh Ali	IIT Bhilai, India
Naushad Alam	Aligarh Muslim University, India
Ansuman Banerjee	Indian Statistical Institute, India
Kunal Banerjee	Intel, India
Gaurab Banerjee	IISc Bangalore, India
Lava Bhargava	MNIT, India
Sitangshu Bhattacharya	IIIT Allahabad, India
Fabrizio Bonani	Politecnico di Torino, Italy
Dharmendar Boolchandani	MNIT, India
Susanta Chakraborty	IEST Shibpur, India
Rajat Subhra Chakraborty	IIT Kharagpur, India
Anjan Chakravorty	IIT Madras, India
Rajeevan Chandel	NIT Hamirpur, India
Shouri Chatterjee	IIT Delhi, India
Shaileshsingh Chouhan	Aalto University, Finland
Bishnu Prasad Das	IIT Roorkee, India
Sudeep Dasgupta	IIT Roorkee, India
Masahiro Fujita	The University of Tokyo, Japan
Chandan Giri	IEST Shibpur, India
Neeraj Goel	IIT Ropar, India
Simona Donati Guerrieri	Politecnico di Torino, Dipartimento di Elettronica, Italy

Prasanta Guha	IIT Kharagpur, India
Vinayak Hande	IIT Ropar, India
Ramrakesh Jangir	Government Polytechnic Narwana, India
John Jose	IIT Guwahati, India
Hemangee Kapoor	IIT Guwahati, India
Sougata Kar	NIT Rourkela, India
Chandan Karfa	IIT Guwahati, India
Abhijit Karmakar	CSIR-CEERI Pilani, India
Baljit Kaur	NIT Delhi, India
Brajesh Kumar Kaushik	IIT Roorkee, India
Subhadip Kundu	Synopsys, India
Kusum Lata	LNMIIT Jaipur, India
Trupti Lenka	NIT Silchar, India
Manoj Kumar Majumder	International Institute of Information Technology, Naya Raipur, India
Shubhankar Majumdar	NIT Meghalaya, India
Sushanta Mandal	Centurion University of Technology and Management, India
Anzhela Matrosova	Tomsk State University, Russia
Usha Mehta	Nirma University Ahmedabad, India
Nihar Mohapatra	IIT Gandhinagar, India
Arijit Mondal	IIT Patna, India
Subhankar Mukherjee	Cadence Noida, India
Madhu Mutyam	IIT Madras, India
Ashutosh Nandi	IIT Roorkee, India
Sergei Ostanin	Tomsk State University, Russia
Pankaj Kumar Pal	NIT Uttarakhand, India
Ajit Panda	NIST Berhampur, India
Preeti Ranjan Panda	IIT Delhi, India
Brajesh Pandey	IIT Bombay, India
Soumya Pandit	University of Calcutta, India
Gayadhar Pradhan	IIT Patna, India
Hafizur Rahaman	IEST Shibpur, India
Balwinder Raj	NIT Jalandhar, India
Ashwani Rana	NIT Hamirpur, India
Surendra Rathod	IIT Roorkee, India
Karun Rawat	IIT Roorkee, India
Sudip Roy	IIT Roorkee, India
Debasri Saha	University of Calcutta, India
Mounita Saha	IIT Kharagpur, India
Vineet Sahula	Malaviya National Institute of Technology Jaipur, India
Arnab Sarkar	IIT Guwahati, India
Biplab Sarkar	IIT Roorkee, India
Pallabi Sarkar	VIT University, India
Manoj Saxena	Deen Dayal Upadhyaya College and University of Delhi, India

Anirban Sengupta	IIT Indore, India
Rohit Sharma	IIT Ropar, India
Adit Singh	Auburn University, USA
Virendra Singh	IIT Bombay, India
Ashok Kumar Suhag	BML Munjal University Gurgaon, India
Gaurav Trivedi	IIT Guwahati, India
Jaynarayan T Tudu	Indian Institute of Science, India
Ramesh Vaddi	IIT Roorkee, India
Keshavan Varadarajan	Samsung Austin R&D Center, USA
Rekha Verma	Indian Institute of Information Technology Allahabad, India
Shivam Verma	National Institute of Technology Warangal, India
Santosh Vishvakarma	IIT Indore, India
Robert Wille	Johannes Kepler University Linz, Austria
Shigeru Yamashita	Ritsumeikan University, Japan
Hailong Yao	Tsinghua University, China

Contents

Analog and Mixed Signal Design

Automations and Methodologies for Efficient and Quality Conscious Analog Layout Implementation	3
<i>Varun Kumar Dwivedi, Madhvi Sharma, and Chandaka Venu</i>	
A 2.4 GHz High Efficiency Capacitive Cross Coupled Common Gate Class-E Differential Power Amplifier.	14
<i>Archana Sunitha and Bhaskar Manickam</i>	
A 1.25–20 GHz Wide Tuning Range Frequency Synthesis for 40-Gb/s SerDes Application	23
<i>Javed S. Gaggatur and Abhishek Chaturvedi</i>	
Analyzing Design Parameters of Nano-Magnetic Technology Based Converter Circuit	36
<i>Bandan Kumar Bhoi, Neeraj Kumar Misa, Shailesh Singh Chouhan, and Sarthak Acharya</i>	
Design of Current Mode Sigmoid Function and Hyperbolic Tangent Function	47
<i>Debanjana Datta, Sweta Agarwal, Vikash Kumar, Mayank Raj, Baidyanath Ray, and Ayan Banerjee</i>	
Flexible Adaptive FIR Filter Designs Using LMS Algorithm	61
<i>M. Mohamed Asan Basiri</i>	
An Efficient Test and Fault Tolerance Technique for Paper-Based DMFB . . .	72
<i>Chandan Das, Sarit Chakraborty, and Susanta Chakraborty</i>	
A Generalized Technique of Automated Pin Sharing on Hexagonal Electrode Based Digital Microfluidic Biochip Along with Its Design Methodology	87
<i>Amartya Dutta, Riya Majumder, Debasis Dhal, and Rajat Kumar Pal</i>	
A Space Efficient Greedy Droplet Routing for Digital Microfluidics Biochip	102
<i>Jyotiranjan Swain, Kolluri Rajesh, and Sumanta Pyne</i>	
Design of 635 MHz Bandpass Filter Using High-Q Floating Active Inductor.	115
<i>Aditya Kumar Hota and Kabiraj Sethi</i>	

Design and Physical Implementation of Mixed Signal Elapsed Time Counter in 0.18 μm CMOS Technology.	126
<i>Saroja V. Siddamal, Suhas B. Shirol, Shraddha Hiremath, and Nalini C. Iyer</i>	
Clock Pulse Based Foreground Calibration of a Sub-Radix-2 Successive Approximation Register ADC.	141
<i>M. Mahendra Reddy and Sounak Roy</i>	
Approximate Computing Based Adder Design for DWT Application.	150
<i>Moumita Acharya, Samik Basu, Biranchi Narayan Behera, and Amlan Chakrabarti</i>	
An Efficient Wireless Charging Technique Using Inductive and Resonant Circuits	164
<i>Purvi Agrawal, Ruchi Dhamnani, Ananya Garg, Shrivishal Tripathi, and Manoj Kumar Majumder</i>	
A Novel Gate-Level On-Chip Crosstalk Noise Reduction Circuit for Deep Sub-micron Technology	171
<i>Swatilekha Majumdar</i>	
On-Chip Threshold Compensated Voltage Doubler for RF Energy Harvesting	180
<i>Arun Mohan, Saroj Mondal, and Surya Shankar Dan</i>	
Utilizing NBTI for Operation Detection of Integrated Circuits.	190
<i>Ambika Prasad Shah, Amirhossein Moshrefi, and Michael Waltl</i>	
A Widely Linear, Power Efficient, Charge Controlled Delay Element for Multi-phase Clock Generation in 1.2 V, 65 nm CMOS.	202
<i>Raviteja Kammari and Vijaya Sankara Rao Pasupureddi</i>	
A CMOS Low Noise Amplifier with Improved Gain.	215
<i>Sunanda Ambulker, Jitendra Kumar Mishra, and Sangeeta Nakhate</i>	
Radiation Hardened by Design Sense Amplifier	224
<i>Avinash Verma and Gaurav Kaushal</i>	
Delay Efficient All Optical Carry Lookahead Adder	236
<i>Sayantani Roy, Arighna Deb, and Debesh K. Das</i>	
Computing Architecture and Security	
Asynchronous Hardware Design for Floating Point Multiply-Accumulate Circuit.	247
<i>M. Mohamed Asan Basiri</i>	

A Unified Methodology for Hardware Obfuscation and IP Watermarking. . . .	258
<i>Saurabh Gangurde and Binod Kumar</i>	
Threshold Implementation of a Low-Cost CLEFIA-128 Cipher for Power Analysis Attack Resistance	272
<i>S. Shanthi Rekha and P. Saravanan</i>	
Brain Inspired One Shot Learning Method for HD Computing	286
<i>Devika R. Nair and A. Purushothaman</i>	
Dual-Edge Triggered Lightweight Implementation of AES for IoT Security	298
<i>Sajid Khan, Neha Gupta, Abhinav Vishvakarma, Shailesh Singh Chouhan, Jai Gopal Pandey, and Santosh Kumar Vishvakarma</i>	
2L-2D Routing for Buffered Mesh Network-on-Chip.	308
<i>Rose George Kunthara, K. Neethu, Rekha K. James, Simi Zerine Sleeba, Tripti S. Warriar, and John Jose</i>	
Efficient Low-Precision CORDIC Algorithm for Hardware Implementation of Artificial Neural Network	321
<i>Gopal Raut, Vishal Bharti, Gunjan Rajput, Sajid Khan, Ankur Beohar, and Santosh Kumar Vishvakarma</i>	
An Ultra Low Power AES Architecture for IoT	334
<i>Sajid Khan, Neha Gupta, Gopal Raut, Gunjan Rajput, Jai Gopal Pandey, and Santosh Kumar Vishvakarma</i>	
Efficient Closely-Coupled Integration of AES Coprocessor with LEON3 Processor	345
<i>Rajul Bansal and Abhijit Karmakar</i>	
Investigating the Role of Parasitic Resistance in a Class of Nanoscale Interconnects.	357
<i>Shah Zahid Yousuf, Anil Kumar Bhardwaj, and Rohit Sharma</i>	
A True Single-Phase Error Masking Flip-Flop with Reduced Clock Power for Near-Threshold Designs	371
<i>Priyamvada Sharma and Bishnu Prasad Das</i>	
Hardware Design and Optimization	
ASIC Based LVDT Signal Conditioner for High-Accuracy Measurements . . .	385
<i>K. P. Raghunath, K. V. Manu Sagar, T. Gokulan, Kundan Kumar, and Chetan Singh Thakur</i>	

Quality Driven Energy Aware Approximated Core Transform Architecture for HEVC Standard.	398
<i>Neelam Arya, Anil Kumar Rajput, Manisha Pattanaik, and G. K. Sharma</i>	
Identification of Effective Guidance Hints for Better Design Debugging by Formal Methods.	413
<i>V. S. Vineesh, Binod Kumar, and Jay Adhaduk</i>	
Comparative Analysis of Logic Gates Based on Spin Transfer Torque (STT) and Differential Spin Hall Effect (DSHE) Switching Mechanisms	428
<i>Piyush Tankwal, Vikas Nehra, and Brajesh Kumar Kaushik</i>	
Multi-application Based Fault-Tolerant Network-on-Chip Design for Mesh Topology Using Reconfigurable Architecture	442
<i>P. Veda Bhanu, Pranav V. Kulkarni, Sai Pranavi Avadhanam, J. Soumya, and Linga Reddy Cenkeramaddi</i>	
A Realistic Configurable Level Triggered Flip-Flop in Quantum-Dot Cellular Automata.	455
<i>Mrinal Goswami, Mayukh Roy Choudhury, and Bibhash Sen</i>	
User Guided Register Manipulation in Digital Circuits.	468
<i>Priyanka Panigrahi, Rajesh Kumar Jha, and Chandan Karfa</i>	
RISC-V Half Precision Floating Point Instruction Set Extensions and Co-processor	482
<i>Aneesh Raveendran, Sandra Jean, J. Mervin, D. Vivian, and David Selvakumar</i>	
Functional Simulation Verification of RISC-V Instruction Set Based High Level Language Modeled FPU	496
<i>Aneesh Raveendran, Vinay Kumar, D. Vivian, and David Selvakumar</i>	
Real Time Implementation of Convolutional Neural Network to Detect Plant Diseases Using Internet of Things.	510
<i>Govind Bajpai, Aniket Gupta, and Nitanshu Chauhan</i>	
A Novel 20nm FinFET Based 10T SRAM Cell Design for Improved Performance	523
<i>Anushka Singh, Yash Sharma, Arvind Sharma, and Archana Pandey</i>	
Design of a Power Efficient Pulse Latch Circuit as a Solution for Master Slave Flip-Flop.	532
<i>Muneeb Sulthan, Shubhajit Roy Chowdury, Rajnish Garg, and Alok Tripathi</i>	

Design and Analysis for Power Reduction with High SNM of 10T SRAM Cell	541
<i>Kamini Singh, R. S. Gamad, and P. P. Bansod</i>	
Low Power VLSI and Memory Design	
A CMOS/MTJ Based Novel Non-volatile SRAM Cell with Asynchronous Write Termination for Normally OFF Applications.	553
<i>Kanika Monga and Nitin Chaturvedi</i>	
Statistical Variation Aware Leakage and Total Power Estimation of 16 nm VLSI Digital Circuits Based on Regression Models.	565
<i>Deepthi Amuru, Andleeb Zahra, and Zia Abbas</i>	
A Novel Design of SRAM Using Memristors at 45 nm Technology	579
<i>V. Jeffry Louis and Jai Gopal Pandey</i>	
Design and Calibration of 14-bit 10 KS/s Low Power SAR ADC for Bio-medical Applications	590
<i>Yadukrishnan Mekkattillam, Satyajit Mohapatra, and Nihar R. Mohapatra</i>	
An Approach for Detection of Node Displacement Fault (NDF) in Reversible Circuit	605
<i>Bappaditya Mondal, Anirban Bhattacharjee, Subham Saha, Shalini Parekh, Chandan Bandyopadhyay, and Hafizur Rahaman</i>	
Novel Approach for Improved Signal Integrity and Power Dissipation Using MLGMR Interconnects	617
<i>Vijay Rao Kumbhare, Punya Prasanna Paltani, and Manoj Kumar Majumder</i>	
A Robust Low-Power Write-Assist Data-Dependent-Power-Supplied 12T SRAM Cell	630
<i>Neha Gupta, Jitesh Prasad, Rana Sagar Kumar, Gunjan Rajput, and Santosh Kumar Vishwakarma</i>	
Low Leakage Highly Stable Robust Ultra Low Power 8T SRAM Cell.	643
<i>Neha Gupta, Tanisha Gupta, Sajid Khan, Abhinav Vishwakarma, and Santosh Kumar Vishwakarma</i>	
Compact Spiking Neural Network System with SiGe Based Cylindrical Tunneling Transistor for Low Power Applications.	655
<i>Ankur Beohar, Gopal Raut, Gunjan Rajput, Abhinav Vishwakarma, Ambika Prasad Shah, Bhupendra Singh Renewal, and Santosh Kumar Vishwakarma</i>	

Device Modelling

Compact Modeling of Drain-Extended MOS Transistor Using BSIM-BULK Model	667
<i>Shivendra Singh Parihar and Ramchandra Gurjar</i>	
Technology Characterization Model and Scaling for Energy Management . . .	679
<i>Harshil Goyal and Vishwani D. Agrawal</i>	
GaAs-SiGe Based Novel Device Structure of Doping Less Tunnel FET.	694
<i>Shivendra Yadav, Chithraja Rajan, Dheeraj Sharma, and Sanjay Balotiya</i>	
Performance Modelling and Dynamic Scheduling on Heterogeneous-ISA Multi-core Architectures.	702
<i>Nirmal Kumar Boran, Dinesh Kumar Yadav, and Rishabh Iyer</i>	
Simulation Study of III-V Lateral Tunnel FETs with Gate-Drain Underlap . . .	716
<i>Venkata Appa Rao Yempada and Srivatsava Jandhyala</i>	
Low-Voltage Dual-Gate Organic Thin Film Transistors with Distinctly Placed Source and Drain	727
<i>Shagun Pal and Brijesh Kumar</i>	

Hardware Implementation

A Latency and Throughput Efficient Successive Cancellation Decoding of Polar Codes	741
<i>Sistla Lakshmi Manasa and G. Lakshmi Narayanan</i>	
All-Digital CMOS On-Chip Temperature Sensor with Time-Assisted Analytical Model	749
<i>Ankur Pokhara, Biswajit Mishra, and Purvi Patel</i>	
Intelligent Traffic Light Controller: A Solution for Smart City Traffic Problem.	764
<i>Anam Sabir, Anushree Jain, Yashwini Nathwani, and Vaibhav Neema</i>	
Author Index	773