Skip to main content

Radiation Hardened by Design Sense Amplifier

  • Conference paper
  • First Online:
VLSI Design and Test (VDAT 2019)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 1066))

Included in the following conference series:

  • 1390 Accesses

Abstract

This paper presents a fully symmetrical radiation hardened sense amplifier is designed in and 32 nm FinFET Double gate PTM technology to tolerate single node upset and multiple-node upset.circuit. A 9 pC charge is used at critical node of the sense amplifier to analyse Single Event Transient. The Experimental results on sensing delay, input offset voltage, power comparision and critical charge demonstrated the effectiveness of the proposed scheme.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 89.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Ibe, E., Taniguchi, H., Yahagi, Y., Shimbo, K.-I., Toba, T.: Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule. IEEE Trans. Electron Devices 57(7), 1527–1538 (2010)

    Article  Google Scholar 

  2. Dodd, P.E., Massengill, L.W.: Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans. Nucl. Sci. 50(3), 583–602 (2003)

    Article  Google Scholar 

  3. Baumann, R.C.: Soft errors in advanced semiconductor devices part I: the three radiation sources. IEEE Trans. Device Mater. Rel. 1(1), 17–22 (2001)

    Article  Google Scholar 

  4. Hughes, H.L., Benedetto, J.M.: Radiation effects and hardening of MOS technology: devices and circuits. IEEE Trans. Nucl. Sci. 50(3), 500–521 (2003)

    Article  Google Scholar 

  5. Boatella, C., Hubert, G., Ecoffet, R., Duzellier, S.: ICARE on-board SAC-C: more than 8 years of SEU and MCU, analysis and prediction. IEEE Trans. Nucl. Sci. 57(4), 2000–2009 (2003)

    Article  Google Scholar 

  6. Yan, A., Huang, Z., Yi, M., Xu, X., Ouyang, Y., Liang, H.: Double-node-upset-resilient latch design for nanoscale CMOS technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(6), 1978–1982 (2017)

    Article  Google Scholar 

  7. Chen, Z., Lin, M., Ding, D., Zheng, Y., Sang, Z., Zou, S.: Analysis of single-event effects in a radiation-hardened low-jitter PLL under heavy ion and pulsed laser irradiation. IEEE Trans. Nucl. Sci. 64(1), 106–112 (2017)

    Article  Google Scholar 

  8. Chow, H.C., Chang, S.H.: High performance sense amplifier circuit for low power SRAM applications. In: Proceedings of IEEE International Conference ISCAS, pp. II-741–II-744 (2004)

    Google Scholar 

  9. Golden, M., Tran, J., McGee, B., Kuo, B.: Sense amp design in SOI. In: Proceedings of IEEE International SOI Conference, pp. 118–120 (2005)

    Google Scholar 

  10. Choudhary, A., Kundu, S.: A process variation tolerant self compensating sense amplifier design. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2009), pp. 263–267 (2009)

    Google Scholar 

  11. Choudhary, A., Kundu, S.: A process variation tolerant self compensating Fin-FET based sense amplifier design. In: Proceedings of ACM Great Lakes Symposium on VLSI (GLSVLSI 2009), pp. 161–164 (2009)

    Google Scholar 

  12. Kobayashi, T., et al.: A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture. IEICE Trans. Electron. 76(5), 863–867 (1993)

    Google Scholar 

  13. Sinha, M., et al.: High-performance and low-voltage sense-amplifier techniques for sub-90 nm SRAM. In: Proceedings of IEEE International [Systems-on-Chip] SOC Conference. IEEE (2003)

    Google Scholar 

  14. Yeung, J., Mahmoodi, H.: Robust sense amplifier design under random dopant fluctuations in nano-scale CMOS technologies. In: 2006 IEEE International SOC Conference. IEEE (2006)

    Google Scholar 

  15. Mukhopadhyay, S., Mahmoodi, H., Roy, K.: A novel high-performance and robust sense amplifier using independent gate control in sub-50-nm double-gate MOSFET. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(2), 183–192 (2006)

    Article  Google Scholar 

  16. Rathod, S.S., Saxena, A.K., Dasgupta, S.: A low-noise, process-variation-tolerant double-gate FinFET based sense amplifier. Microelectron. Reliab. 51(4), 773–780 (2011)

    Article  Google Scholar 

  17. Lupo, N., Bonizzoni, E., Maloberti, F.: A cross-coupled redundant sense amplifier for radiation hardened SRAMs. In: 2017 New Generation of CAS (NGCAS). IEEE (2017)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Avinash Verma .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Verma, A., Kaushal, G. (2019). Radiation Hardened by Design Sense Amplifier. In: Sengupta, A., Dasgupta, S., Singh, V., Sharma, R., Kumar Vishvakarma, S. (eds) VLSI Design and Test. VDAT 2019. Communications in Computer and Information Science, vol 1066. Springer, Singapore. https://doi.org/10.1007/978-981-32-9767-8_20

Download citation

  • DOI: https://doi.org/10.1007/978-981-32-9767-8_20

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-32-9766-1

  • Online ISBN: 978-981-32-9767-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics