Abstract
The brain’s power of perception, learning, thought, language, concepts, adaptivity, ability to tolerate noise etc are amazing to the human kind for a long time and it is a big challenge for us to model a platform with these properties. In this work, we propose a new architecture for applications in high dimensional computing. The brain-inspired high dimensional computing architecture involves generation and storage of large strings of random bits using hypervectors. A True Random Number Generator (TRNG) using Fibonacci and Galois ring oscillator is for generating high dimensional vectors. Digital post processing of random data using Linear Feedback Shift Registers (LFSR) is also introduced. High dimensional binary vectors are then used for representing entities. High degree of parallelism, noise tolerance, learning by analogy are some of the characteristics that make it possible for use in brain inspired computing. Operations like superposition and binding are defined for High dimensional vectors. The algebra of high dimensional vectors make this architecture suitable for certain cognitive tasks such as learning by analogy, learning for classification, etc. The proposed high dimensional computing architecture can be used for language is implemented using 2-D architecture for High Dimensional (HD) computing and validated against the benchmark datasets. This architecture introduces a new method of learning known as one shot learning, considering the effectiveness in resource consumption and computation flexibility. The power consumption and related design issues are presented in this work. The experiments carried out for the language identification problem are motivating and opens up a new paradigm for machine learning and classification tasks such as cancer detection using benign and malignant cells, spam mail detection and so on.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Rahimi, A., Datta, S., Kleyko, D., Frady, E.P., Olshausen, B., Kanerva, P., Rabaey, J.M.: High-dimensional computing as a nanoscalable paradigm. IEEE Trans. Circ. Syst.-I Reg. Pap. 64, 2508–2521 (2017)
Liu, Y., Cheung, R.C., Wong, H.: A bias-bounded digital true random number generator architecture. IEEE Trans. Circ. Syst.-I: Reg. Pap. 64(1), 133–144 (2017)
Golic, J.D.: New methods for digital generation and post processing of random data. IEEE Trans. Comput. 55(10) (2006)
Tanner, A., Tan, J., Holmes, S.: Automatically Generated VLSI Memory. University of Utah CS/EE 6710 Digital VLSI Design, Fall 2003, December 2003
Rahimi, A., Benatti, S., Kanerva, P., Benini, L., Rabaey, J.M.: Hyperdimensional biosignal processing: a case study for EMG-based hand gesture recognition. In: IEEE Conference on Electromagnetic Field Computation (CEFC), November 2016
Kanerva, P.: Computing with 10,000-bit words. In: Fifty-second Annual Allerton Conference Allerton House, UIUC, Illinois, USA, October 2014
Li, H., Wu, T.F., Rahimi, A., Li, K.-S.: Hyperdimensional computing with 3D VRRAM in-memory kernels: device-architecture co-design for energy-efficient, error-resilient language recognition. In: IEDM 2016, p. 412 (2016)
Liu, D., Liu, Z., Li, L., Zou, X.: A low-cost low-power ring oscillator-based truly random number generator for encryption on smart cards. IEEE Trans. Circ. Syst.-II: Express Briefs 63(6), 608–612 (2016)
Auer, D., Buer, M.: A design flow for embedding the ARM processor in an ASIC. In: Proceedings of Eighth International Application Specific Integrated Circuits Conference (1995)
Ichihashi, M., Woo, Y., Parihar, S.: SRAM cell performance analysis beyond 10-nm FinFET technology. In: International Symposium on VLSI Technology, Systems and Application (VLSI-TSA) (2016)
de Carvalho Ferreira, L.H., Cleber Pimenta, T.: A CMOS voltage reference based on threshold voltage for ultra low-voltage and ultra low-power. In: International Conference on Microelectronics (2005)
Warrier, S.R., Murugan, S: Implementing a neural processor for accelerating deep learning. In: 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT) (2018)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Nair, D.R., Purushothaman, A. (2019). Brain Inspired One Shot Learning Method for HD Computing. In: Sengupta, A., Dasgupta, S., Singh, V., Sharma, R., Kumar Vishvakarma, S. (eds) VLSI Design and Test. VDAT 2019. Communications in Computer and Information Science, vol 1066. Springer, Singapore. https://doi.org/10.1007/978-981-32-9767-8_25
Download citation
DOI: https://doi.org/10.1007/978-981-32-9767-8_25
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-32-9766-1
Online ISBN: 978-981-32-9767-8
eBook Packages: Computer ScienceComputer Science (R0)