Abstract
In built-in self-test for logic circuits, test data reduction can be achieved using a linear feedback shift register. The probability that this data reduction will allow a faulty circuit to be declared good is the probability of aliasing. Based on the independent bit-error model, we show that the code spectra for the cyclic code generated by the feedback polynomial can be used to obtain an exact expression for the aliasing probability of a multiple input signature register when the test length is a multiple of the cycle length. Several cases are examined and, as expected, primitive feedback polynomials provide the best performance. Some suggestions to avoid peaks in the aliasing probability are given.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
E.J. McCluskey, “Built-In Self Test Techniques”, IEEE Design and Test of Computers, pp. 21–28, April 1985.
P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques, Wiley, New York, 1987.
C.S. Gloster and Franc Brglez, “Boundary Scan with Built-In Self Test”, IEEE Design and Test of Computers 6(1): 36–44, 1989.
A. Krasniewski and S. Pilarski, “Circular Self-Test Path: A Low-Cost BIST Technique for VLSI Circuits”, IEEE Trans. Comput.- Aided Design 8(1): 46–55, 1989.
J.E. Smith, “Measures of the Effectiveness of Fault Signature Analysis”, IEEE Trans. Comput. C-29(6): 510–514, 1980.
T.W. Williams et al., “Aliasing Errors in Signature Analysis Registers”, IEEE Design and Test of Computers, pp. 39–45, April 1987.
A. Ivanov and V. Agarwal, “On a Fast Method to Monitor the Behaviour of Signature Analysis Registers”, Proc. Intern. Test Conf., pp. 645–655, September 1987.
J.P. Robinson, “Aliasing Probabilities for Feedback Signature Compression of Test Data,” to be published IEEE Transactions on Computers.
M. Damiani, P. Olivo, M. Favalli, and B. Ricco, “Analytic Model for Aliasing Probability in Signature Analysis Testing”, IEEE Trans. Comput.-Aided Design 8(11): 1133–1144, 1989.
S.K. Gupta and D.K. Pradhan, “A New Framework for Designing & Analyzing BIST Techniques: Computation of Exact Aliasing Probability”, Proc. Intern. Test Conf., pp. 329–342, September 1988.
M. Damiani, P. Olivo, M. Favalli, S. Ercolani, and B. Ricco, “Aliasing in Signature Analysis Testing with Multiple-Input Shift-Registers”, Proc. 1st European Test Conf., Paris, pp. 346–353, April 1989.
W.W. Peterson, Error Correcting Codes, M.I.T. Press and Wiley, New York, 1961.
S. Lin and D.J. Costello, Error Control Coding, Prentice-Hall, Englewood Cliffs, NJ, 1983.
G. Edirisooriya and J.P. Robinson, “Aliasing Properties of Circular MISRs”, submitted for publication.
D.K. Pradhan, S.K. Gupta, and M.G. Karpovsky, “Aliasing Probability for Multiple Input Signature Analyzer”, IEEE Trans. Comput. 39(4): 586–591, 1990
S.K. Gupta and D.K. Pradhan, “New Results in MISR Compression”, TR-90-CSE-14 Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, March 1990.
D.K. Pradhan and S.K. Gupta, “A Framework for Designing and Analyzing New BIST Techniques: Aliasing Free Compression,” IEEE Trans. Comput. (to appear).
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Edirisooriya, G., Robinson, J.P. Cyclic code weight spectra and BIST aliasing. J Electron Test 2, 153–163 (1991). https://doi.org/10.1007/BF00133500
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF00133500