Abstract
It has been noted by several authors that the classical stuck-at logical fault model might not be an appropriate representation of certain real failures occurring in integrated circuits. Shorts are an important class of such faults. This article gives a detailed analysis of the effects of shorts in self-checking circuits and proposes techniques for dealing with them. More precisely, we show that, unlike other faults such as stuck-at, stuck-on, and stuck-open—which produce only single errors in the place they occur—shorts can produce double errors on the two shorted lines. In particular, feedback shorts can produce double errors on the two shorted lines. The double error is unidirectional for some feedback shorts and non-unidirectional for some others. Furthermore, in some technologies (e.g., CMOS), non-feedback shorts can also produce double non-unidirectional errors. We also show that unlike stuck-at, stuck-on, and stuck-open faults, redundant shorts can destroy the SFS property. Then we propose several techniques for coping with these problems and we illustrate the results by circuit implementation examples.
The present study is given for NMOS and CMOS circuits but we show that it is valid for any other technology.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
W.C. Carter and P.R. Schneider, “Design of dynamically checked computers” Proc 4th Congress IFIP, 2, Edinburgh, Scotland, pp. 878–883, August 5–10, 1968.
D.A. Anderson, “Design of self-checking digital networks using coding techniques. Coordinates. Sciences Laboratory,” Report R/527, University of Illinois, Urbana, September 1971.
J.E. Smith and G. Metze, “Strongly fault-secure logic networks,” IEEE Trans Comput., C-27: 491–499, June 1978.
M. Nicolaidis, I. Jansch, and B. Courtois, “Strongly code disjoint checkers,” Proc. 14th Fault Tolerant Comput. Symp., Kissemmee, FL, pp. 16–21, June 1984.
J. Galiay, Y. Crouzet, and M. Vergniault, “Physical versus logical fault models MOS LSI circuits: impact on their testability,” IEEE Trans. Comput., C-29: 527–531, June 1980.
R.L. Wadsack, “Fault modeling and logic simulation of CMOS and MOS integrated circuits,” Bell System Tech. J., 57: 1449–1474, May–June 1978.
J.P. Shen, W. Maly, and F.J. Ferguson, “Inductive fault analysis of MOS integrated circuits,” IEEE Design and Test of Comput., 2: 13–26, December 1985.
K.C.Y. Mei, “Bridging and stuck-at faults,” IEEE Trans. Comput., C-23: 720–727, July 1974.
A.D. Friedman, “Diagnosis of short-circuit faults in combinational circuits,” IEEE Trans. Comput., C-23: 746–542, July 1974.
A. Iosupovicz, “Optimal detection of bridge faults and stuck-at faults in two-level logic.” IEEE Trans. Comput., C-27: 452–455, May 1978.
K.L. Kodandapani and D.K. Pradhan, “Undetectability of bridging faults and validity of stuck-at fault test sets,” IEEE Trans Comput., C-29: 55–59, January 1980.
M. Karpovsky and S.Y.H. Su, “Detection and location of input and feedback bridging faults among input and output lines,” IEEE Trans. Comput., C-29: 523–527, June 1980.
T. Yamada and T. Nanya, “Stuck-at fault tests in the presence of undetectable bridging faults,” IEEE Trans. Comput., C-33: 758–761, August 1984.
M.A. Breuer and A.D. Friedman, “Diagnosis and reliable design of digital systems,” Computer Science Press. Rockville, MD, 1976.
C.W. Cha, “A testing strategy for PLAs,” Proc. 15th Design Automation Conf., pp. 326–334, June 1978.
D.L. Ostapko and S.J. Hong, “Fault analysis and test generation for programmable logic arrays,” IEEE Trans. Comput., C-28: 617–627, September 1979.
B. Courtois, “Failure mechanisms, fault hypotheses and analytical testing of LSI-NMOS (HMOS) circuits,” VLSI 81, University of Edinburgh, Academic Press, UK, August 18/21 1981.
M. Nicolaidis and B. Courtois, “Design of self-checking circuits using unidirectional error detecting codes,” Proc. 16th Fault Tolerant Comput. Symp., Vienna, Austria, pp. 22–27, July 1986.
M. Nicolaidis, “Evaluation of a self-checking version of the MC 68000 Microprocessor,” Proc. 15th Fault Tolerant Comput. Symp., Ann Arbor, pp. 350–356, June 1985.
M. Nicolaidis and B. Courtois, “Layout rules for the design of self-checking circuits,” VLSI Conference, Tokyo, pp. 261–272, August 1985.
E.J. McCluskey and F.W. Clegg, “Fault equivalence in combinational logic networks,” IEEE Trans. Comput., C-20: 1286–1293, November 1971.
M. Nicolaidis and B. Courtois, “Design of self-checking systems based on analytical fault hypotheses,” IMAG, Research Report n. RR 353, March 1983.
G.P. Mak, J.A. Abraham, and E.S. Davidson, “The design of PLAs with concurrent error detection,” Proc 12th Fault Tolerant Comput. Symp., Santa Monica, CA, pp. 303–310, June 1982.
V. Oklobdzija and P. Kovijanic, “On testability of CMOS-domino logic,” Proc. Fault Tolerant Comput. Symp., pp. 50–55, June 1984.
N.K. Jha, “SFS/SSC domino-CMOS implementations of TSC circuits,” Proc. Annual Allerton Conf. Commun., Control, and Comput., pp. 768–777, September 1988.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Nicolaidis, M. Shorts in self-checking circuits. J Electron Test 1, 257–273 (1991). https://doi.org/10.1007/BF00136315
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF00136315