Skip to main content
Springer Nature Link
Log in

Mixed current/voltage observation towards effective testing of analog and mixed-signal circuits

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Power supply current monitoring is a promising technique for the development of new test methodologies for analog and mixed-signal circuits. The advantages of efficiency and reduced test time have already been recognized in the digital domain. This paper shows that improved test efficiency and detection confidence are obtained when both output voltage and power supply current are observed. Results found from the simulation of two circuits are presented comparing fault detection ratios and the amplitude of faulty response deviations when observing each one of these signals.

Cross-correlation between output voltage and power supply current is presented as a means to perform a single mixed current/voltage testing operation, providing at the same time increased efficiency. It allows also for simplifications on test circuitry and processing, as reductions on the sampling rates and amplitude resolutions used to acquire the signals provide the same fault coverage levels obtained using higher fidelity measurements.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Explore related subjects

Discover the latest articles and news from researchers in related subjects, suggested using machine learning.

References

  1. E. Flaherty, A. Allan, and J. Morris, “Design for Testability of a Modular, Mixed Signal Family of VLSI Devices,” Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 797–804.

  2. R.G. Bennets, “Progress in Design for Test: A Personal View,” IEEE Design and Test of Computers, Spring, 1994.

  3. R.H. Williams and C.F. Hawkins, “The Economics of Guardband Placement,” Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 218–225.

  4. M.P. Palumbo, “Technique for Transfer of Analog Prototypes (DV's) to Production,” Proceedings of the IEEE International Test Conference, Sept. 1990, pp. 916–923.

  5. M.M.A. Van Rosmalen, K. Baker, E.M.J.G. Bruls, and J.A. Jess, “Parameter Monitoring: Advantages and Pitfalls,” Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 115–124.

  6. L. Milor and A.L. Sangiovanni-Vincentelli, “Minimizing Production Test Time to Detect Faults in Analog Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 6, pp. 796–813, June 1994.

    Google Scholar 

  7. M. Soma, “Fault Coverage of DC Parametric Tests for Embedded Analog Aplifiers,” Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 566–573.

  8. K.D. Wagner and T.W. Williams, “Design for Testability of Mixed Signal Integrated Circuits,” IEEE Transactions on Industrial Electronics, Vol. 36, No. 3, pp. 227–230, May 1989.

    Google Scholar 

  9. P. Fasang, “Analog/Digital ASIC Design for Testability,” IEEE Transactions on Industrial Electronics, Vol. 36, No. 2, pp. 219–226, May 1989.

    Google Scholar 

  10. C.L. Wey, “Built-in Self Test (BIST) Structure for Analog Circuit Fault Diagnosis,” IEEE Transactions on Instrumentation and Measurement, Vol. 39, No. 3, pp. 517–521, June 1990.

    Google Scholar 

  11. A.M. Bratt, A.M. Richardson, R.J.A. Harvey, and A.P. Dorey, “A Design-for-Test Structure for Optimising Analogue and Mixed Signal IC Test,” Proceedings of the European Design and Test Conference, March 1995, pp. 24–33.

  12. M.J. Ohletz, “Hybrid Built-in Self Test for Mixed Analogue/Digital Integrated Circuits,” Proceedings of the IEEE European Test Conference, April 1991, pp. 307–316.

  13. M.F. Toner and G.W. Roberts, “A BIST Technique for a Frequency Response and Intermodulation Distortion Test of a Sigma-Delta ADC,” Proceedings of the IEEE 12th VLSI Design and Test Symposium, April 1994, pp. 60–65.

  14. E. Teraoka, T. Kengaku, I. Yasui, K. Ishikawa, T. Matsuo, H. Wakada, N. Sakashita, Y. Shimazu, and T. Tokuda, “A Built-in Self Test for ADC and DAC in a Single-Chip CODEC,” Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 791–796.

  15. J.S. Matos, J.C. Ferreira, A.C. Leão, and J.M. Silva, “Architecture of Test Support ICs for Mixed-Signal Testing,” Proceedings of the IEEE 12th VLSI Design and Test Symposium, April 1994, pp. 240–246.

  16. P.L. Wrighton, G.E. Taylor, and C. Toumazou, “The Structural Testing of Switched Current Designs,” IEE Colloquium on Mixed Signal VLSI Test, Dec. 1993.

  17. D. Vázquez, A. Rueda, and J.L. Huertas, “A New Strategy for Testing Analog Filters,” Proceedings of the IEEE 12th VLSI Design and Test Symposium, April 1994, pp. 36–41.

  18. P1149.4 Mixed-Signal Test Bus Standard Working Group. Minutes of the Working Group Meetings.

  19. K.P. Parker, J.E. McDermid, and S. Oresjo, “Structure and Metrology for an Analog Testability Bus,” Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 309–322.

  20. J.M. Soden, C.F. Hawkins, R.V. Gulati, and W. Mao, “I DDQ Testing: A Review,” Journal of Electronic Testing: Theory and Applications, Vol. 3, pp. 291–303, Dec. 1992.

    Google Scholar 

  21. P.C. Maxwell and R.C. Aitken, “I DDQ Testing as a Component of a Test Suite: The Need for Several Fault Coverage Metrics,” Journal of Electronic Testing: Theory and Applications, Vol. 3, pp. 305–316, Dec. 1992.

    Google Scholar 

  22. K. Baker, “QTAG: A Standard for Test Fixture Based I DDQ/i ssq Monitors,” Proceedings of the IEEE International Test Conference, Oct. 1994, pp. 194–202.

  23. K.R. Eckersall, P.L. Wrighton, G.E. Taylor, I.M. Bell, and B.R. Banister, “Testing Mixed-Signal ASICs Through the Use of Supply Current Monitoring,” Proceedings of the IEEE European Test Conference, April 1993, pp. 385–391.

  24. B.S. Suparjo and B.R. Wilkins, “Testing Analogue and Mixed-Signal Modules by Steady State Response Monitoring,” IEE Colloquium on Testing the Gordian Knot of VLSI Design, May 1993.

  25. Y. Miura, S. Naito, K. Kinoshita, “A Case Study of Mixed-Signal IC Testing: An Application of Current Testing Using the Upper Limit and the Lower Limit,” Proceedings of the IEEE International Symposium on Circuits and Systems, June 1994, pp. 5.77–5.80.

  26. M. Roca and A. Rubio, “Selftesting CMOS Operational Amplifiers,” Electronics Letters, Vol. 28, No. 15, pp. 1452–1454, July 1992.

    Google Scholar 

  27. J.S. Beasley, H. Ramamurthy, J.R. Angulo, and M. DeYong, “I DD Pulse Response Testing of Analog and Digital CMOS Circuits,” Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 626–634.

  28. R.J. Bins, D. Taylor, and T.I. Pritchard, “Testing Linear Macros in Mixed-Signal Systems Using Transient Response Testing and Dynamic Supply Current Monitoring,” Electronics Letters, Vol. 30, No. 15, pp. 1216–1217, July 1994.

    Google Scholar 

  29. S.S. Somayajula, E. Sánchez-Sinencio, and J. Pineda de Gyvez, “A Power Supply Ramping and Current Measurement Based Technique for Analog Fault Diagnosis,” Proceedings of the IEEE 12th VLSI Design and Test Symposium, April 1994, pp. 234–239.

  30. P. Lee and P. O'Leary, “Fault Detection Method Using Power Supply Spectrum Analysis,” Electronics Letters, Vol. 26, No. 20, pp. 1733–1734, Sept. 1990.

    Google Scholar 

  31. F.C.M. Kuijstermans, M. Sachdev, and A.P. Thijssen, “Defect-Oriented Test Methodology for Complex Mixed-Signal Circuits,” Proceedings of the European Design and Test Conference, March 1995, pp. 464–468.

  32. J.R. Jordan, “Correlation Algorithms, Circuits and Measurement Applications,” IEE Proceedings-G, Vol. 133, No. 1, Feb. 1986, pp. 58–74.

    Google Scholar 

  33. B.R. Epstein, M. Czigler, and S.R. Miller, “Fault Detection and Classification in Linear Integrated Circuits: An Application of Discrimination Analysis and Hypothesis Testing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 12, No. 1, pp. 102–113, Jan. 1993.

    Google Scholar 

  34. B.K. Jones, “Electromigration Reliability Indicators,” IEE Colloquium on Semiconductor Processing—Quality Through Measurement, April 1994.

  35. M. Syrzycki, “Modelling of Spot Defects in MOS Transistors,” Proceedings of the IEEE International Test Conference, Sept. 1987, pp. 148–157.

  36. V.H. Champac, R.R.-Montanés, J.A. Segura, J. Figueras, and J.A. Rubio, “Fault Modelling of Gate Oxide Short, Floating Gate and Bridging Failures in CMOS Circuits,” Proceedings of the IEEE European Test Conference, April 1991, pp. 143–148.

  37. C. Sebeke, J.P. Teixeira, and M.J. Ohletz, “Automatic Fault Extraction and Simulation of Layout Realistic Faults for Integrated Analogue Circuits,” Proceedings of the European Design and Test Conference, March 1995, pp. 464–468.

  38. H. Xue, C. Di, and J.A.G. Jess, “Probability Analysis for CMOS Floating Gate Faults,” Proceedings of the IEEE European Test Conference, April 1994, pp. 443–448.

  39. R. Spence and R.S. Soin, Tolerance Design of Electronic Circuits, Reading Addison-Wesley Publishing Company(Electronic Systems Engineering Series), 1988.

    Google Scholar 

  40. D.C. Montgomery and G.C. Runger, Applied Statistics and Probability for Engineers, John Wiley & Sons Ltd., New York, 1994, Chapter 8.

    Google Scholar 

  41. M.A. Al-Qutayri and P.R. Shepherd, “Go/no-go Testing of Analogue Macros,” IEE Proceedings-G, Vol. 139, No. 4, Aug. 1992, pp. 534–540.

    Google Scholar 

  42. D.K. Papakostas and A.A. Hatzopoulos, “Correlation-Based Comparison of Analog Signatures for Identification and Fault Diagnosis,” IEEE Transactions on Instrumentation and Measurement, Vol. 42, No. 4, pp. 860–863, Aug. 1993.

    Google Scholar 

  43. J.W. Bandler and A.E. Saláma. “Fault Diagnosis of Analog Circuits,” Proceedings of the IEEE, Vol. 73, No. 8, Aug. 1985, pp. 1279–1325.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Faculdade de Engenharia da Universidade do Porto, INESC, Prç. da República 93, 4007, Porto, Portugal

    J. Machado da Silva & J. Silva Matos

  2. Department of Electronic Engineering, University of Hull, Cottingham Road, HU6 7RX, Hull, UK

    Ian M. Bell

  3. Faculty of Information & Engineering Systems, Leeds Metropolitan University, Carveley Street, LS1 3HE, Leeds, UK

    Gaynor E. Taylor

Authors
  1. J. Machado da Silva
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. J. Silva Matos
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Ian M. Bell
    View author publications

    You can also search for this author inPubMed Google Scholar

  4. Gaynor E. Taylor
    View author publications

    You can also search for this author inPubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

da Silva, J.M., Silva Matos, J., Bell, I.M. et al. Mixed current/voltage observation towards effective testing of analog and mixed-signal circuits. J Electron Test 9, 75–88 (1996). https://doi.org/10.1007/BF00137566

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF00137566

Keywords