Abstract
In order to demonstrate the practicality of high speed radio LANs, such as HIPERLAN, a hardware demonstrator has been built. To overcome the inter-symbol interference caused by the dispersive nature of the indoor radio channel, a decision feedback equaliser has been included in the system. No central synchronisation is provided in a network and a node must be able to derive all synchronisation from a received packet. This paper describes all of the signal processing hardware built for the demonstrator. The demonstrator is not standards compliant but the physical layer parameters are very similar and the signal processing required in HIPERLAN equipment will be very similar to that in the demonstrator.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
G.A. Halls, “HIPERLAN: The high performance radio local area network standard,” Electronics and Communication Engineering Journal, IEE, pp. 289–296, 1994.
M. Li., A. Nix, J. Marvill, M. Beach, T. Wilkinson, I. Johnson and S.K. Barton, Radio LANs Air Interface Technique Using Equalisation, WCN'94, The Hague, 21–23 September, 1994, pp. 964–968.
I.R. Johnson, T.A. Wilkinson, A.E. Jones, S.K. Barton, Li Mu, A. Nix, J.D. Marvill, and M.A. Beach, “On suitable codes for frame synchronisation in packet radio LANs,” IEEE Vehicular Technology Conference, VTC 1994, Stockholm, Sweden, pp. 1421–1424, 1994.
LSI Logic, Digital Signal Processing Databook, 1993.
Harris Semiconductor, Digital Signal Processing Databook, 1993.
Qualcomm Inc., Q1601 10 Mbps, k=7 Viterbi Decoder Techical Data Sheet, 1992.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Johnson, I.R., Barton, S.K. Signal processing hardware in a radio LAN demonstrator. Wireless Pers Commun 3, 429–443 (1996). https://doi.org/10.1007/BF00461151
Issue Date:
DOI: https://doi.org/10.1007/BF00461151