Skip to main content
SpringerLink
Log in

WASP: A WSI Associative String Processor

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

ASP (Associative String Processor) modules (and support software) comprise highly-versatile and fault-tolerant building-blocks for the simple construction of dynamically-reconfigurable low-MIMD/high-SIMD second-generation Massively Parallel Processor (MPP) systems. Indeed, based on state-of-the-art microelectronics and packaging technologies, ASP modules constitute a family of packaged MPP configurations for the cost-effective implementation of highly-compact application-specific high performance information processing systems.

Based on scalar-vector content-matching rather than location addressing, ASP substrings comprise homogeneous fine-grain SIMD MPP structures, which, in operation, execute a form of set processing (i.e. a sequence of scalar-vector and vector-vector processes) on relevant data. Moreover, application flexibility enables simple tailoring of parallel processing power to match user requirements.

WASP devices are WSI (Wafer Scale Integration) implementations of ASP substrings and, as such, constitute fundamental building blocks for the assembly of ASP modules. Exploiting either monolithic or hybrid 1 μm CMOS WSI technologies, 8,192-processor WASP devices would enable the assembly of 65,536-processor SEM-E compatible ASP modules achieving 10 Tera-OPS/ft3, 1 Giga-OPS/W and 1 Mega-OPS/$ in cost-effectiveness.

The paper discusses second-generation MPP design targets and describes ASP modules for real-time signal and data processing applications. In particular, the paper focuses on the architecture, operation, and implementation of the WASP device and reports on the progress of its development.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. R.M. Lea, “The ASP: A cost-effective parallel microcomputer,”IEEE Micro, 1988, pp. 10–29.

  2. R.M. Lea, “ASP modules: Cost-effective building blocks for real-time DSP systems,”Journal of VLSI Signal Processing, 1989, vol. 1, pp. 61–76.

    Article  Google Scholar 

  3. R.M. Lea, “A WSI image processor,” Wafer Scale Integration (ed. Swartzlander), Boston, Kluwer Academic Publishers, 1988.

    Google Scholar 

  4. R.M. Lea, “WASP: A wafer-scale massively parallel processor,” Proc. IEEE Int. Conf. on Wafer Scale Integration (eds. Brewer and Little),IEEE Computer Society Press, 1990, pp. 36–42.

  5. R. Morgan and M. Soraya, “Future military avionics applications of wafer-scale technology,” Proc. IEEE Int. Conf. on Wafer Scale Integration (eds. Swartzlander and Brewer),IEEE Computer Society Press, 1989, pp. 1–12.

  6. A. Krikelis and R.M. Lea, “Performance of the ASP on the DARPA architecture benchmark”, Proc. Frontiers 88, 2nd. Symp. on the Frontiers of Massively Parallel Computation, Fairfax, VA, October 1988.

  7. A. Krikelis,, I. Kossioris and R.M. Lea, “Performance of the ASP on the DARPA architecture benchmark II,” Proc. DARPA Image Understanding Benchmark Workshop, Avon, CT, October 1988.

  8. S. Lone, R.K. Bock, Y. Ermolin, W. Krischer, C. Ljuslin, K. Zografos, “Fine-grain parallel computer architectures in future triggers,” CERN report CERN-LAA RT/89-05, September 1989.

  9. I.P. Jalowiecki, K.D. Warren and R.M. Lea, “WASP: A WSI Associative String Processor,” Proc. IEEE Int. Conf. on Wafer Scale Integration (eds. Swartzlander and Brewer),IEEE Computer Society Press, 1989, pp. 83–93.

  10. I.P. Jalowiecki and S.J. Hedge, “The WASP demonstrator programme: the engineering of a wafer-scale system,” Proc. IEEE Int. Conf. on Wafer Scale Integration (eds. Brewer and Little),IEEE Computer Society Press, 1990, pp. 43–49.

  11. K.D. Warren, J.H. Reche, W.J. Jacobi and R.M. Lea, “A 3D HDI ASP: A cost-effective alternative to WSI signal processors,” Proc. IEEE Int. Conf. on Wafer Scale Integration (eds. Swartzlander and Brewer),IEEE Computer Society Press, 1989, pp. 267–276.

Download references

Author information

Authors and Affiliations

  1. Aspex Microsystems Ltd., Brunel University, Uxbridge, UK

    R. M. Lea

Authors
  1. R. M. Lea
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Lea, R.M. WASP: A WSI Associative String Processor. J VLSI Sign Process Syst Sign Image Video Technol 2, 271–285 (1991). https://doi.org/10.1007/BF00925470

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF00925470

Keywords

Search

Navigation