Skip to main content

Advertisement

Log in

Abstract

In this paper a new and efficient method is presented for optimizing the mapping ofnonuniform recurrence equations on regular array architectures. The method is based on applyingnonlinear transformations on theindices of the recurrence equations by reindexing groups of operations based on a chosen group communication scheme. The main result of this paper is that the presented method provides a means to map real life high throughput algorithms onto ASIC regular array architectures under real constraints.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. F. Catthoor and H. De Man, “Application-specific architectural methodologies for high throughput digital signal and image processing,”IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 37, no. 2, 1990, pp. 176–192.

    Google Scholar 

  2. R.M. Karp, R.E. Miller, and S. Winograd, “The organization of computations for uniform recurrence equations,”Journal of the ACM, vol. 14, 1967, pp. 563–590.

    Article  MathSciNet  MATH  Google Scholar 

  3. P. Quinton and V. van Dongen, “The mapping of linear recurrence equations on regular arrays,”Journal of VLSI Signal Processing, vol. 1, 1989, pp. 95–113.

    Article  MATH  Google Scholar 

  4. A. Benaini, P. Quinton, Y. Robert, Y. Saouter, and B. Tourancheau, “Synthesis of a new systolic architecture for the algebraic path problem,”Science of Computer Programming, vol. 18, 1990, pp. 135–158.

    Article  MathSciNet  Google Scholar 

  5. P.S. Lewis and S.Y. Kung, “Dependence graph based design of systolic arrays for the Algebraic Path Problem,”Proc. 12th Asilomar Conference on Signals, Systems and Comput., 1987, pp. 13–18.

  6. M.F.X.B. van Swaaij, F.V.M. Catthoor, and H.J. De Man, “Architectural alternatives for the Hough transform,”IFIP Workshop on Parallel Architectures on Silicon, 1989, pp. 241–254.

  7. D.I. Moldovan, “Advis: a software package for the design of systolic arrays,”IEEE International Conference on Computer Design, 1984, pp. 158–164.

  8. P. Bertolazzi, C. Guerra, and S. Salza, “A systematic approach to the design of modular systolic arrays,”IEEE International Conference on Systolic Arrays, 1988, pp. 453–463.

  9. C. Guerra and R. Melhem, “Synthesizing nonuniform systolic designs,”IEEE International Conference on Parallel Processing, 1986, pp. 765–771.

  10. G. Mei, W. Liu, R. Cavin, and F. Lin, “Synthesizing irregular iterative algorithms with array architectures,”VLSI Signal Processing III, (R.W. Brodersen et al., eds.) IEEE Press, 1988, pp. 447–458.

  11. J. Rosseel, F. Catthoor, and H. De Man, “Extensions to linear mapping on regular arrays with complex processing elements,”IEEE International Conference on Application Specific Array Processors, 1990, pp. 156–167.

  12. Y. Wong and J.-M. Delosme, “Optimal systolic implementations of N-dimensional recurrences,”IEEE International Conference on Computer Design, 1985, pp. 618–621.

  13. J. Annevelink and P. Dewilde, “Hifi: A functional design system for VLSI processing arrays,”IEEE International Conference on Systolic Arrays, 1988, pp. 413–452.

  14. M.F.X.B. van Swaaij, F.V.M. Catthoor, and H.J. De Man, “Synthesis of ASIC regular arrays for real-time image processing systems,”Algorithms and Parallel VLSI Architectures, (E. Deprettere, ed.), New York: Elsevier Science, vol. 13, pp. 329–342, 1991.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

van Swaaij, M.F.X.B., Catthoor, F.V.M. & De Man, H.J. Nonlinear transformations for high level regular array ASIC synthesis. J VLSI Sign Process Syst Sign Image Video Technol 4, 259–268 (1992). https://doi.org/10.1007/BF00930639

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF00930639

Keywords