Abstract
Symmetric FIR filters, which provide linear phase, are frequently used in digital signal processing. This paper presents a study of structures which take into account the particularities of the symmetry. A novel systolic structure is proposed. An efficient design is presented for the basic module which computes(x±y)h+G and which is only specific to symmetric filters. Special applications of carry-save or signed-digit notations, and tree-type multi-operand adders are shown to significantly enhance the computational speed of symmetric FIR filters.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A. Peled and B. Liu,Digital Signal Processing Theory, Design, and Implementation, New York: John Wiley & Sons, 1976.
N. Demassieux, F. Jutand, M. Bernard, and Ch. Joanblanq, “A VLSI architecture for real time image convolution with large symmetric kernels,”Proc. of IEEE Int. Conf. on ASSP, New York, April 1988, pp. 1961–1974.
Ch. Joanblanq, et al., “A 54 MHz CMOS programmable video signal processor for HDTV applications,”IEEE J. Solid-State Circuits, 1990, pp. 730–734.
M. Hatamian and S. Rao, “A 100 MHz 40-tap programmable FIR filter chip,”Proc. of IEEE Int. Symp. on Circ. & Syst., New Orleans, 1990, pp. 3053–3056.
C.S. Burrus, “Digital filter structures described by distributed arithmetic,”IEEE Trans. Circuits Syst., vol. 24, 1977, pp. 674–680.
T.G. Noll, “Carry-save structures for high-speed digital signal processing,”J. VLSI Signal Processing, No. 1–2, 1991, pp. 121–140.
J.V. McCanny, J.G. McWhirter, and K. Wood, “Optimised bitlevel systolic array for convolution,”IEE Proc. F, Commun., Radar & Signal Process., 131, 1984, pp. 652–657.
P.E. Danielsson, “Serial-parallel convolvers,”IEEE Trans. on Comp., vol. C-33, 1984, pp. 652–657.
M. Cand, P. Duhamel, and Z.J. Mou, “CMOS fast FIR filter,”Proceedings of EURO'ASIC Conference, Paris, France, 1990, pp. 188–191.
A.D. Booth, “A signed binary multiplication technique,” Qt. J. Mech. Appl. Math., vol. 4, 1951, pp. 236–240.
Z.J. Mou and F. Jutand, “‘Overturned-Stairs’ adder trees and multiplier design,” to appear inIEEE Trans. Computers, August 1992.
Z.J. Mou, A. Schwarz, and F. Jutand, “Design of Overturned-Stairs tree multipliers,”Proc. of IEEE Int. Symp. on Circ. & Syst., Singapore, 1991, pp. 1915–1918.
W. Waser and M.J. Flynn,Introduction to Arithmetic for Digital Systems Designers, New York: Holt, Rinehart & Winston, 1982.
C.S. Wallace, “A suggestion for a fast multiplier,”IEEE Trans. on Electronic Computers, vol. EC-13, 1964, pp. 14–17.
Z.J. Mou, “Novel use of symmetries in linear phase digital filters,”Proc. of IEEE ICASSP '92, San Francisco, vol. 5, 1992, pp. 105–108.
Z.J. Mou, “Minimal structures for symmetric FIR filters of arbitrary length,” to appearIEEE Trans. on Signal Processing, May 1993.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Mou, ZJ.(. A study of VLSI symmetric FIR filter structures. J VLSI Sign Process Syst Sign Image Video Technol 4, 371–377 (1992). https://doi.org/10.1007/BF00930647
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF00930647