Skip to main content
SpringerLink
Log in

Test strategy planning using economic analysis

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This article will discuss the impact on testing of life-cycle costs and present an approach for minimizing the overall life-cycle costs of a product by selecting the most economic test strategy at each stage. The selection of test strategy is based on a detailed economic analysis of the different test techniques available.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. B. Kitchenham and B. De Neumann, “Cost Modeling Estimation.” Chapter 11,Software Reliability Handbook, Paul Rock (Ed), Elsevier Science Publishers, 1990, pp. 333–376.

  2. J. Turino,Design to Test—A Definitive Guide for Electronic Design Manufacture, and Service, Van Nostrand Rienhold, New York, 1990.

    Google Scholar 

  3. CIAS, Technology Strategies, pp. 1–15, May 1990.

  4. B. Davis, “Economic Modeling of Board Test Strategies,” Second International Workshop on the Economics of Design, Test and Manufacturing, Austin, Texas, 1993.

  5. P. Williams, “Deisng for Testability-A Survey,”IEEE Proceedings, vol. 71, pp. 98–112, Jan. 1983.

    Google Scholar 

  6. X. Zhu, M. Breuer, “Analysis of Testable PLA Designs,”IEEE Design & Test of Computers, vol. 5, pp. 14–28, Aug. 1988.

    Google Scholar 

  7. C. Dislis, I.D. Dear, J.R. Miles, S.C. Lau, A.P. Ambler, “Cost Analysis of Test Method Environments,”Proc. IEEE International Test Conference, pp. 875–883, August 1989.

  8. I.D. Dear, C. Dislis, J.R. Miles, S.C. Lau, A.P. Ambler, “Hierarchical Testability Measurement and Design for Test Selection by Cost Predictions,” European Test Conference, pp. 50–57, Paris, 1989.

  9. I.D. Dear, C. Dislis, A.P. Ambler, J. Dick, “Economic Effects in Design and Test,”IEEE Design and Test of Computers, vol. 8, no. 4, pp. 64–77, December 1991.

    Google Scholar 

  10. C. Dislis, J. Dick, A.P. Ambler, “An Economics Based Test Strategy Planner for VLSI Design,”Proceddings of the European Test Conference, pp. 437–446, Munich, April 10–12, 1991.

  11. C. Dislis, J. Dick, A.P. Ambler, “Algorithms for Cost Optimized Test Strategy Selection,”Proc. IEEE International Test Conference, p. 234, March 1993.

  12. J.H. Dick, E. Trishler, C. Dislis, A.P. Ambler, “Sensitivity of test costs to individual cost modeling parameters,” Second International Workshop on the Economics of Design, Test and Manufacturing, Austin, Texas, 1993.

  13. K.K. Saluja, “A Built-In-Self-Testing PLA Design with Extremely High Fault Coverage,” Technical Report EE8517, Dept. of Electrical and Computing Engineering, University of Newcastel, NSW, 2308, Australia, March 1985.

    Google Scholar 

  14. R.J. Illman, “Design of a Self Testing RAM”Silicon Design Conference, 1986, London, pp. 439–446.

  15. Treuer, Fujiwara, Agarwal, “Implementing a Built-In-Self-Test PLA Design,”IEEE Design & Test of Computers, vol. 2, pp. 37–48, April 1985.

    Google Scholar 

  16. C. Dislis, J. Dick, I.D. Dear, A.P. Ambler, “Economics Modeling for the Determination of Test Strategies for Complex VLSI Boards,”Proc. IEEE International Test Conference, pp. 210–217, Oct. 1993.

  17. B. Davis,The Economics of Automatic Testing, McGraw-Hill 1982.

  18. C. Pynn,Strategies for Electronic Test, McGraw-Hill, 1986.

  19. J.H. Dick, E. Trishler, A.P. Ambler, “DOM: A Defect Occurrence Model for Evaluating the Lifecycle Costs of Test Strategies,” chapter inEconomics of Design and Test, Ellis Horwood, 1992.

  20. J. Perone, “Reducing Test Costs Through Strategic Changes in Maintenance and Service,”International Test Conference, IEEE 1986, pp. 205–212.

  21. M. Fuller, “How Design for Service Speeds Production Development Time and Reduces Service Costs,”ATE & Instrumentation Conference East 1988, pp. 549–554.

  22. A. Deway, T. Gadient, “VHDL Motivation,”IEEE Design and Test of Computers, pp. 12–16, April 1986.

  23. W. Murray, “Is Two-Level Repair Feasible,”ATE & Internatation Conference East, pp. 571–681, 1988.

  24. G. Fink, “On-board diagnostics lower service costs for OEMs and system integration,”Mini-Micro Systems, May 1984.

  25. W. Hughes, “Two Levels vs. Three Levels of Maintenance: The Cost,”Autotestcon89, IEEE 1989, pp. 19–25.

  26. W. Bryant, “Logistics Impacts and Influences of ATE Design to Meet the TLM Concept,”Proceedings of Autotescon89, IEEE, p. 32, 1989.

  27. R. Comerford, “Automation Promises to Lighten the Field Service Load,”Electronics, April 1982.

  28. W. Warwick, “Keynote address to International Test Conference 1984,”IEEE Design & Test of Computers, Nov. 1984.

Download references

Author information

Authors and Affiliations

  1. Brunel University, UB8 3PH, Uxbridge, Middlesex, UK

    I. D. Dear, C. D. Dislis & A. P. Ambler

  2. Siemens Nixdorf Informationssysteme AG (SNI), Munich, Germany

    J. Dick

Authors
  1. I. D. Dear
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. C. D. Dislis
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. A. P. Ambler
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. J. Dick
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Dear, I.D., Dislis, C.D., Ambler, A.P. et al. Test strategy planning using economic analysis. J Electron Test 5, 137–155 (1994). https://doi.org/10.1007/BF00972075

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF00972075

Key words

Search

Navigation