Abstract
Today's commonly used macro generators provide for read/write memories of type SRAM, Register File, Multi-Port RAM, Single-Order Addressed Memory (e.g. FIFO), CAM (Content Addressable Memory), etc. In addition to automatically generating the required momory, the appropriate test, which may be applied externally or internally as a BIST, has to be determined.
Current literature provides tests for most memory types; however, tests for single-order addressed (SOA) memories, whereby the address can only change in one direction (e.g. from address 0 ton-1) have not been published yet. SOA memories are used in FIFOs and in applications where the BIST area overhead and/or speed penalty for normal (dual) order addressing are not acceptable.
This article illustrates the testing problems and presents a family of march algorithms optimized for testing SOA memories.
Similar content being viewed by others
References
M.S. Abadir and J.K. Reghbati, “Functional Testing of Semiconductor Random Access Memories,”ACM Computing Surveys, 15, pp. 175–198, March 1983.
P.H. Bardell et al.,Built-In Pseudorandom Testing of Digital Circuits, John Wiley & Sons: New York, 1987.
R. Dekker et al., “Fault Modeling and Test Algorithm Development for Static Random Access Memories,”Proc. IEEE Int. Test Conference, Washington D.C., pp. 343–352, 1988.
R. Dekker et al., “A Realistic Fault Model and Test Algorithms for Static Random Access Memories,”IEEE Trans. on Computers Vol. C-9, pp. 567–572, June 1990
A.J. van de Goor and C.A. Verruijt, “An Overview of Deterministic Functional RAM Chip Testing,”ACM Computing Surveys, 22, pp. 5–33, January 1990.
A.J. van de Goor,Testing Semiconductor Memories, Theory and Practice, John Wiley & Sons: Chichester, UK, 1991.
A.J. van de Goor, “Using March Test to Test SRAMs,”IEEE Design and Test of Computers, 10(1), pp. 8–14, March 1993.
W. Maly, “Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits,”IEEE Trans. on CAD, Vol. CAD-4, pp. 166–177, March 1985.
B. Nadeau-Dostie et al., “Serial Interfacing for Embedded Memories,”IEEE Design and Test of Computers, Vol. 7, No. 2, pp. 52–63, 1990.
D.S. Suk and S.M. Reddy, “A March Test for Functional Faults in Semiconductor Random-Access Memories,”IEEE Trans. on Computers, Vol. C-30, pp. 982–985, December 1981.
P.K. Veenstra et al., “Testing of Random Access Memories: Theory and Practice,”IEE Proc.-Part G, Vol. 135, pp. 24–28, January 1988.
A.J. van de Goor and Y. Zorian, “Functional Tests for Arbitration, SRAM-type FIFOs”,Proc. IEEE First Asian Test Symposium, pp. 96–101, November 1992.
A.J. van de Goor and Th.J.W. Verhallen, “Functional Testing of Current Microprocessors,”Proc. IEEE Int. Test Conference, Baltimore, pp. 684–695, 1992.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Van De Goor, A.J., Zorian, Y. Effective march algorithms for testing single-order addressed memories. J Electron Test 5, 337–345 (1994). https://doi.org/10.1007/BF00972518
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF00972518