Skip to main content
SpringerLink
Log in

Custom computing machines: An introduction

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

We present a brief introduction to custom computing machines.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  • Abbott, A.L., Athanas, P.M., Chen, L., and Elliott, R.L. 1994. Finding lines and building pyramids with Splash 2. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 155–164.

  • Agarwal, L., Wazlowski, M., and Ghosh, S. 1994. An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGAs. InIEEE Workshop on FPGAsfor Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 101–111.

  • Algotronix. 1990.The Configurable Logic Data Book. Algotronix Ltd.

  • Arnold, J.M. 1993. The Splash 2 software environment. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 88–94.

  • Arnold, J., and Buell, D. 1994. VHDL programming on Splash 2. InMore FPGAs (W. Moore and W. Luk, eds.), Abingdon EE & CS Books, pp. 182–191. (Also inProc., 3rd Internat. Workshop on Field Programmable Logic and Applications.)

  • Arnold, J., Buell, D., and Davis, E. 1992. Splash 2. InACM Symp. on Parallel Algorithms and Architectures, ACM, pp. 316–322.

  • Arnold, J., Buell, D., Hoang, D., Pryor, D., Shirazi, N., and Thistle, M. 1993. The Splash 2 processor and applications. InProc., Internat. Conf. on Computer Design, pp. 482–485.

  • Athanas, P.M. 1993. Functional reconfigurable architecture and compiler for adaptive computing. InProc., 1993 Internat. Phoenix Comp. and Communications Conf., pp. 49–55.

  • Athanas, P.M., and Abbott, A.L. 1994. Processing images in real time on a custom computing platform. InProc., Fourth Internat. Workshop on Field Programmable Logic and Applications.

  • Athanas, P.M., and Silverman, H.F. 1991. An adaptive hardware machine architecture for dynamic processor reconfiguration. InProc., Internat. Conf. on Comp. Design, pp. 397–400.

  • Athanas, P.M., and Silverman, H.F. 1993. Processor reconfiguration through instruction set metamorphosis: Architecture and compiler.IEEE Comp., 26: 11–18.

    Google Scholar 

  • Babb, J., Tessier, R., and Agarwal, A. 1993. Virtual Wires: Overcoming pin limitations in FPGA-based logic emulators. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 142–152.

  • Bade, S.L., and Hutchings, B.L. 1994. FPGA-based stochastic neural networks-Implementation. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 189–199.

  • Banatre, J.P., Lavenier, D., and Vieillot, M. 1994. From high level programming model to FPGA machines. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 119–125.

  • Bergmann, N.W., and Mudge, J.C. 1994. Comparing the performance of FPGA-based custom computers with general-purpose computers for DSP applictions. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 164–172.

  • Bertin, P. 1993. Mémoires actives programmables: Conception, réalisation et programmation. Ph.D. thesis, Universite Paris 7.

  • Bertin, P., and Touati, H. 1994. PAM programming environments: Practice and experience. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 133–139.

  • Bertin, P., Roncin, D., and Vuillemin, J. 1993. Programmable active memories: A performance assessment. InSymp. on Integrated Systems, MIT Press.

  • Box, B. 1994. Field programmable gate array based reconfigurable preprocessor. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 40–49.

  • Buchanan, I., and Kean, T.A. 1992. The use of FPGAs in a novel computing subsystem. InProc., First Internat. ACM/SIGDA Workshop on Field Programmable Gate Arrays. ACM/SIGDA.

  • Buell, D.A., and Pocek, K.L., eds. 1993.FPGAs for Custom Computing Machines. IEEE Comp. Soc. Press.

  • Buell, D.A., and Pocek, K.L., eds. 1994.FPGAs for Custom Computing Machines. IEEE Comp. Soc. Press.

  • Casselman, S. 1993. Virtual computing and the virtual computer. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 43–49.

  • Chan, P.K., and Schlag, M.D.F. 1993. Architectural tradeoffs in field-programmable-device-based computing systems. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 152–162.

  • Concurrent Logic. 1992.Cli6000 Series Field-Programmable Gate Arrays. Concurrent Logic, Inc.

  • Cowan, C.P., and Monaghan, S. 1994. A reconfigurable Monte-Carlo clustering processor (MCCP). InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 59–66.

  • Cox, C.E., and Ekkehard Blanz, W. 1991. Ganglion—A fast hardware implementation of a connectionist classifier. InProc., 1991 IEEE Custom Integrated Circuits Conf., pp. 6.5.1–6.5.4 (IBM Res. Rept. RJ8290).

  • Cuccaro, S.A., and Reese, C.F. 1993. The CM-2X: A hybrid CM-2/Xilinx prototype. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 121–131.

  • Dahl, M., Babb, J., Tessier, R., Hanono, S., Hoki, D., and Agarwal, A. 1994. Emulation of the Sparcle microprocessor with the MIT virtual wires emulation system. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 14–23.

  • Darnauer, J., Garay, P., Isshiki, T., Rantirez, J., and Dai, W. W.-M. 1994. A field programmable multi-chip module (FPMCM). InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), pp. 1–11.

  • DeHon, A. 1994. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 31–40.

  • Dhaussy, P., Filloque, J.M., Pottier, B., and Rubini, S. 1994. Global control synthesis for an MIMD/FPGA machine. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 72–82.

  • Eldredge, J.G., and Hutehings, B.L. 1994. Density enhancements of a neural network using FPGAs and run-time reconfiguration. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 180–189.

  • Foulk, P.W. 1993. Data folding in SRAM configurable FPGAs. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 163–172.

  • French, P.C., and Taylor, R.W. 1993. A self-reconfiguring processor. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 50–60.

  • Gent, G.J., Smith, S.R., and Haviland, R.L. 1994. An FPGA-based custom coprocessor for automatic image segmentation applications. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 172–180.

  • Gokhale, M., and Minnich, R. 1993. FPGA programming in a data parallel C. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 94–102.

  • Gokhale, M., Hohnes, W., Kopser, A., Lucas, S., Minnich, R., Sweely, D., and Lopresti, D. 1991. Building and using a highly parallel programmable logic array.IEEE Comp., 24: 81–89.

    Google Scholar 

  • Gray, J.P., and Kean, T.A. 1989. Configurable hardware: A new paradigm for computation. InAdvanced Research in VLSI (C.L. Seitz, ed.), MIT Press.

  • Gray, J.P., and Kean, T.A. 1991. The case for custom computation. InSecond Internat. Specialist Seminar on the Design and Application of Parallel Digital Processors, Institution of Electr. Eng.

  • Gruenbacher, H., and Hartenstein, R.W., eds. 1993.Field Programmable Gate Arrays: Architectures and Tools far Rapid Prototyping. Lecture Notes in Comp. Sci. No. 705, Springer-Verlag, Berlin/New York.

    Google Scholar 

  • Guccione, S.A., and Gonzalez, M.J. 1993. A data-parallel programming model for reconfigurable architectures. InIEEE Workshop on FPGAsfor Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 79–88.

  • Guo, S., Luk, W., and Probert, P. 1994. Developing parallel architectures for ranging and image sensors. InProc., IEEE Internat. Conf. on Robotics and Automation, IEEE.

  • Hartenstein, R.W., Kress, R., and Reinig, H. 1994. A reconfigurable data-driven ALU for Xputers. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 139–147.

  • Hauck, S., and Borriello, G. 1993. Pin assignment for multi-FPGA systems. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 11–14.

  • Heeb, B.U. 1993. Debora: A system for the development of field-programmable hardware, and its application to a reconfigurable computer. Ph.D. thesis, VDF, Informatik Dissertationen 45, ETH Zurich.

  • Heeb, B.U., and Pfister, C. 1992. Chameleon, a workstation of a different color. InProc., 2nd Internat. Workshop on Field-Programmable Logic and Applications.

  • Herpel, H.-J., Wenn, N., Gasteier, M., and Glesner, M. 1993. A reconfigurable computer for embedded control applications. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 111–121.

  • Hoang, D.T. 1993. Searching genetic databases on Splash 2. In.IEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 185–192.

  • Iseli, C., and Sanchez, E. 1993. Spyder: A reconfigurable VLIW processor using FPGAs. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 17–25.

  • Jantsch, A., Ellervee, P., Oberg, J., and Hemani, A. 1994. A case study on hardware/software partitioning. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 111–119.

  • Kean, T.A. 1988. Configurable logic: A dynamically programmable cellular architecture and its VLSI implementation. Ph.D. thesis, Dept. of Comp. Sci., Univ. of Edinburgh.

  • Kean, T.A. 1992. Using CAL to accelerate maze routing in CAL design. InProc., Second Internat. Workshop on Field-Programmable Logic and Applications.

  • Kean, T.A., and Carruthers, C. 1991. Bipolar CAL chip doubles the speed of FPGAs. InFPGAs (W. Moore and W. Luk, eds.), Abingdon EE & CS Books.

  • Kean, T.A., and Gray, J.P. 1989. Configurable hardware: Two case studies of micrograin computation. InSystolic Array Processors (J. McCanny, J. McWhirter, and E. Swartzlander, eds.) Prentice Hall, Englewood Cliffs, N.J.

    Google Scholar 

  • Kean, T.A., and Gray, J.P. 1990. Configurable hardware: Two case studies of micrograin computation.J. VLSI Signal Processing, 2: 9–16.

    Google Scholar 

  • Kean, T.A., Feng, G., Buchanan, I., and Gray, J.P. 1989. A novel implementation style for teaching VLSI. InProc., VLSI Education Conf., CMS Pubs.

  • Lawrence, A., Kay, A., Luk, W., Nomura, T., and Page, I. 1994. Using reconfigurable hardware to speed up product development and performance. InProc., JFIT Conf.

  • Lewis, D.M., Ierssel, M.H. van, and Wong, D.H. 1993. A field programmable accelerator for compiled-code applications. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 60–68.

  • Ling, X.-P., and Amano, H. 1993. WASMII: A data driven computer on a virtual hardware. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 33–43.

  • Louie, M.E., and Ercegovac, M.D. 1993. A digit-recurrence square root implementation for field programmable gate arrays. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 178–184.

  • Luk, W. 1993. Pipelining and transposing heterogeneous array designs.J. VLSI Signal Processing, 5: 7–20.

    Google Scholar 

  • Luk, W., and Wu, T. 1994. Towards a declarative framework for hardware-software codesign. InProc., Third Internat. Workshop on Hardware/Software Codesign, IEEE, Comp. Soc. Press.

  • Luk, W., Lok, V., and Page, I. 1993. Hardware acceleration of divide-and-conquer paradigms: A case study. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 192–202.

  • Luk, W., Wu, T., and Page, I. 1994. Hardware-software codesign of multidimensional programs. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 82–91.

  • Marchal, P., and Sanchez, E. 1994. CAFCA (compact accelerator for cellular automata): The metamorphosable machine. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 66–72.

  • Milne, G., Cockshott, P., McCaskill, G., and Barrie, P. 1993. Realizing massively concurrent systems on the SPACE machine. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 26–33.

  • Monaghan, S., and Cowen, C.P. 1993. Reconfigurable multi-bit processor for DSP applications in statistical physics. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 103–111.

  • Moore, W., and Luk, W., eds. 1992.FPGAs. Abingdon EE & CS Books. (Also inProc., First Internat. Workshop on Field Programmable Logic and Applications.)

  • Moore, W., and Luk, W., eds. 1993. Special issue on field-programmable gate arrays.J. VLSI Signal Processing.

  • Moore, W., and Luk, W., eds. 1994.More FPGAs. Abingdon EE & CS Books. (Also inProc., 3rd Internat. Workshop on Field Programmable Logic and Applications.)

  • Newman, M., Luk, W., and Page, I. 1994. Constraint-based hierarchical hardware compilation of parallel programs. InProc., FPL94, Springer-Verlag, Berlin/New York.

    Google Scholar 

  • Pryor, D.V., Thistle, M.R., and Shirazi, N. 1993. Text searching on Splash 2. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 172–178.

  • Quenot, G.M., Kraljic, I.C., Serot, J., and Zavidovique, B. 1994. A reconfigurable compute engine for real-time vision automata prototyping. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 91–101.

  • Raimbault, F., Lavenier, D., Rubini, S., and Pottier, B. 1993. Fine grain parallelism on a MIMD machine using FPGAs. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 2–9.

  • Schmit, H., Arnstein, L., Thomas, D., and Lagnese, E. 1994. Behavioral synthesis for FPGA-based computing. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 125–133.

  • Shand, M., Bertin, P., and Vuillemin, J. 1990. Hardware speedups for long integer multiplication.In ACM Symp. on Parallel Algorithms and Architectures, ACM, pp. 138–145.

  • Singh, S., and Bellec, P. 1994. Virtual hardware for graphics applications using FPGAs. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 49–59.

  • van Daalen, M., Jeavons, P., and Shawe-Taylor, J. 1993. A stochastic neural architecture that exploits dynamically reconfigurable FPGAs. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 202–212.

  • Van den Bout, D.E. 1993. The Anyboard: Programming and enhancements. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 68–78.

  • Viitanen, J., and Kean, T.A. 1989. Image pattern recognition using configurable logic cell arrays. InNew Advances in Computer Graphics (R.A. Earnshaw and B. Wyvil, eds.), Springer-Verlag, Berlin/New York.

    Google Scholar 

  • Wazlowski, M., Agarwal, L., Lee, T., Smith, A., Lam, E., Athanas, P., Silverman, H., and Ghosh, S. 1993. PRISM II: Compiler and architecture. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 9–17.

  • Wirthlin, M.J., Hutchings, B.L., and Gilson, K.L. 1994. The nano processor: A low resource reconfigurable processor. InIEEE Workshop on FPGAs for Custom Computing Machines (D. A. Buell and K.L. Pocek, eds.), IEEE, pp. 23–31.

  • Wo, D., and Forward, K. 1994. Compiling to the gate level for a reconfigurable co-processor. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 147–155.

  • Wood, L.F. 1993. High performance analysis and control of complex systems using dynamically reconfigurable silicon and optical fiber memory. InIEEE Workshop on FPGAs for Custom Computing Machines (D.A. Buell and K.L. Pocek, eds.), IEEE, pp. 132–142.

  • Xilinx. 1993.The Programmable Gate Array Data Book. Xilinx, Inc.

Download references

Author information

Authors and Affiliations

  1. Center for Computing Sciences, 17100 Science Dr., 20715, Bowie, MD

    Duncan A. Buell

  2. Intel, 2200 Mission College Blvd., 95052, Santa Clara, CA

    Kenneth L. Pocek

Authors
  1. Duncan A. Buell
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kenneth L. Pocek
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Buell, D.A., Pocek, K.L. Custom computing machines: An introduction. J Supercomput 9, 219–229 (1995). https://doi.org/10.1007/BF01212869

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF01212869

Keywords

Search

Navigation