Abstract
This paper presents a unified framework for expressing and solving the different functional verification problems of the circuit designers. This approach is based on the synchronous data flow language Lustre that was originally designed for programming real-time systems. Lustre can be used to describe digital circuits at different abstraction levels and their environments, as well as to express the properties about the behavior of these circuits. Then, the verification tool Lesar associated with the language Lustre automatically handles the different verifications.
Similar content being viewed by others
References
O. Coudert, C. Berthet, and J.C. Madre. Verification of sequential machines using boolean functional vectors. In Proc. of the IFIP International Workshop, Applied Formal Methods for Correct VLSI Design, Leuven, Belgium, 1989.
A. Ghosh, S. Devadas, and A.R. Newton. Verification of interacting sequential circuits. In 27th ACM/IEEE Design Automaton Conference, Orlando, 1990.
G. Thuau and D. Pilaud. Using the declarative language Lustre for circuit verification. In Workshop on Designing Correct Circuits, Springer-Verlag Publisher, Oxford, England, 1990.
S. Burch, E.M. Clarke, and K.L. McMillan. Symbolic model checking: 1020 States and Beyond. In Proc. of LICS, 1990.
G.V. Bochmann. Hardware specification with temporal logic: An example. InIEEE Transactions on Computers, c-31, n(3): 1982.
O. Coudert, and J.C. Madre. Verifying temporal properties of sequential circuits without building their state diagrams. InComputer-Aided Verification, E.M. Clarke and R.P. Kurshan, (eds.). DIMACS series, 1990.
M. Fujita, and H. Fujisawa. Specification, verification and synthesis of control circuits with propositional temporal logic. In Proc. of the Ninth IFIP on CHDL, Washington, DC, 1989.
Z. HaŕEl, and R.P. Kurshan. Automatic verification of finite-state concurent systems. In Proc. of Workshop on Automatic Verification Methods for Finite-State Systems, Grenoble, France, 1989.
O. Coudert and J.C. Madre. A unified framework for the formal verification of sequential circuits. In Proc. of ICCAD, Santa Clara, 1990.
B. Berkane.Vérification des Systèmes Matériels Numériques Séquentiels Synchrones: Application du Language Lustre et de ĺOutil de Vérification Lesar Ph.D. thesis, Institut National Polytechnique de Grenoble, France, 1992.
N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud. The synchronous dataflow programming language LUSTRE. InIEEE Special Issue on Synchronous Languages, 1992.
A. Bouajjani, J.C. Fernandez, and N. Halbwachs On the verification of safety properties. Technical Report Spectre, IMAG, Grenoble, France, 1990.
P. Raymond.Compilation Efficace d'un Langage Déclaratif Synchrone: le Générateur de Code Lustre V3. Ph.D. thesis, Institut National Polytechnique de Grenoble, France, 1991.
T.L. Booth.Sequential Machines and Automata Theory. Wiley, (ed.), New York, 1967.
N. Halbwachs, P. Caspi, D. Pilaud, F. Ouabdesselam, and A. C. Glory. Specifying, programming and verifying real-time systems, using a synchronous declarative language. In Workshop on Automatic Verification Methods for Finite State Systems, LNCS 407, Springer Verlag, 1989.
C. Ratel.Définition et Réalisation d'un outil de Vérification Formelle de Programmes Lustre: le Systéme Lesar. Ph.D. thesis, Université Joseph Fourier de Grenoble, 1992.
K.J. Supowit, S.J. Friedman. A new method for verifying sequential circuits. In Proc. of the 23rd Design Automation Conference, 1986.
A. Bouajjani, J.C. Fernandez, and N. Halbwachs. Minimal state graph generation. InDIMACS Series in Discrete Mathematics and Theorical Computer Science, 3, 1990.
B. Berkane, and G. Thuau. Extraction des propriétés temporelles d'un chronogramme. Technical Report, IMAG, Grenoble, 1992.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Thuau, G., Berkane, B. A unified framework for describing and verifying hardware synchronous sequential systems. Form Method Syst Des 2, 259–276 (1993). https://doi.org/10.1007/BF01384134
Received:
Issue Date:
DOI: https://doi.org/10.1007/BF01384134