Abstract
The CATHEDRAL Silicon Compilers synthesize hardware for DSP algorithms specified in Silage, a high level applicative language. In order to optimize the results of the silicon compilation in terms of chip-area and/or throughput, the user often massages the specification applying transformations to the Silage code. To guarantee that the transformations preserve the behavior of the specified algorithm, the formal semantics of the specification language had to be defined. The semantics has been used to prove in HOL the correctness of the transformations and to prove properties of the specification. We are currently building a system where a menu of useful andcorrectness preserving transformations will be available to the user. In this system the user could choose appropriate transformations from the menu taking advantage of his creativity and expertise to interactively guide the silicon compiler, without the risk of introducing inconsistencies. This article describes the formalmulti-rate semantics of a substantial subset of Silage and illustrates some formally verified transformations.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Hilfinger, P.N., “Silage, a high-level language and silicon compiler for digital signal processing,”Proceedings IEEE CICC-85, Portland, Oregon, May 1985, pp. 213–216.
Hilfinger, P.N.,Silage Reference Manual, December 1987.
Genin, D., Hilfinger, P., Rabaey, J., Sheers, C. and De Man, H., “DSP specification using the Silage language,”IEEE International Conference on Acoustics, Speech and Signal Processing, April 1990, pp. 1057–1060.
Nachtergaele, L.,A Silage Tutorial IMEC, Leuven, Belgium, May, 1990.
Nachtergaele, L.,User manual for the S2C Silage to C compiler, IMEC, Belgium, May, 1990.
De Man, H., Rabaey, J., Six, P., Claesen, L., “Cathedral-II: a silicon compiler for digital signal processing,”IEEE Design & Test of Computers, Vol. 3, No. 6, December 1986, pp. 73–85.
Lippens, P.,Defining control flow from an applicative specification, Internal report, Philips Research Laboratories, Eindhoven, December, 1988.
Samsom, J.G., Claesen, L., De Man, H., “Correctness preserving transformations on the Hough algorithm,”CompEuro 92, IEEE International Conference on Computer Systems and Software Engineering, Patrick Dewilde and Joos Vandewalle (eds.), IEEE Computer Society Press, May 1992. The Hague, The Netherlands, pp. 11–16.
Angelo, C.M.,Transformations in Silage, IMEC report, November 91.
Angelo, C.M.,Formal Hardware Verification in a Silicon Compilation Environment by means of Theorem Proving, Ph.D. Thesis, IMEC, Leuven, Belgium, February 1994.
Verbauwhede, I.,VLSI design methodologies for application-specific cryptographic and algebraic systems, Ph.D. Thesis, IMEC, Leuven, Belgium, 1991.
Vanhoof, J.,Multi-rate expansion for CATHEDRAL-II/III. A tutorial. IMEC internal report, October 1992.
Samsom, J. G., Claesen, L., De Man, H., “SynGuide: An Environment for Doing Interactive Correctness Preserving Transformations,” In L.D.J. Eggermont, P. Dewilde, E. Deprettere, and J. Van Meerbergen, editors,1993 IEEE Workshop on VLSI Signal Processing, VI, pages 269–277. Veldhoven, The Netherlands, IEEE Special Publications, October 1993.
Pauwels, M.,Requirements for bit-true synthesis on specification languages and simulation, synthesis and verification tools, IMEC internal report, September, 1990.
Gordon, M., “HOL: A proof generating system for higher-order logic,”VLSI Specification, Verification and Synthesis, G. Birtwistle and P.A. Subrahmanyam, (eds.). Academic Press, Boston, 1988, pp. 73–127.
Cousineau, G., Gordon, M., Huet, G., Milner, R., Paulson, L., Wadsworth, C.,The ML Handbook, INRIA, 1986.
Angelo, C.M.,Issues on the signal flow graph semantics of Silage in HOL, IMEC report, October 1991.
Gordon, A.D.,A mechanised definition of Silage in HOL, Technical Report 287, University of Cambridge Computer Laboratory, February 1993.
Gordon, A., “The formal definition of a synchronous hardware-description language in higher order logic,”ICCD92: 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors, IEEE Computer Society Press, Cambridge, Massachusetts, October 1992, pp. 531–534.
Geurts, W., Pauwels, M. Catthoor, F., Goossens, G., Nachtergaele, L.,Proposal for extensions to the Silage language, IMEC internal report, March, 1990.
Philips, L., Bolsens, I., Rabaeijs, A., Vanhoof, B., Vanhoof, J., “Silicon integration of digital user-end mobile communication systems,” to appear inIEEE International Conference on Communications ICC'93, Geneva, Switzerland, May, 1993.
University of Cambridge Computer Laboratory,The HOL System Description, October 1991.
Leisenring, A.,Mathematical Logic and Hilbert's ε-Symbol, Macdonald & Co. Ltd., London, 1969, University Mathematical Series.
Harrison, J., “Constructing the Real Numbers in HOL,” In L. Claesen and M. Gordon, editors,IFIP Internatonal Workshop on Higher Order Logic Theorem Proving and its Applications, HOL'92, pages 145–164. IMEC, Leuven, Belgium, Elsevier Science Publishers B. V. (North-Holland) Amsterdam, September 1992.
Wong., W., “Modelling Bit Vectors in HOL: the word Library,” InParticipants' Proceedings of the 1993 International Workshop on Higher Order Logic Theorem Proving and its Applications, pages 373–386. Vancouver, Canada, August 1993. To be published inLecture Notes in Computer Science, Springer-Verlag.
Boulton, R., Gordon, A., Gordon, M., Harrison, J., Herbert, J., Van Tassel, J., “Experience with embedding hardware description languages in HOL,”Proceedings of the Conference on Theorem Provers in Circuit Design, V. Stavridou, T.F. Melham and R. Boute, (eds.), IFIP North Holland, IFIP Transactions A-10, 1992, pp. 129–156.
Boulton, R., Gordon, M., Herbert, J., Van Tassel, J., “The HOL verification of ELLA designs,”Proceedings of the International Workshop on Formal Methods in VLSI Design, Miami, January 1991.
Boulton, R.,A HOL Semantics for a Subset of ELLA University of Cambridge Computer Laboratory, Technical Report 254, April 1992.
Van Tassel, J.,A Formalisation of the VHDL Simulation Cycle, University of Cambridge Computer Laboratory, Technical Report 249, March 1992.
Van Tassel, J., “A Formalisation of the VHDL Simulation Cycle,” Proceedings of theHOL'92 International Workshop on Higher Order Logic Theorem Proving and its Applications, Ed. L. Claesen and M. Gordon, Elsevier North Holland, September, 1992, Leuven, Belgium, pp. 359–374.
Potkonjak, M.,Algorithms for high level synthesis: resource utilization based approach, Ph.D. Thesis, University of California, Berkeley, January 1992.
Catthoor, F., De Man, H., and Vandewalle, J., “Bit-Serial VLSI implementation for an optimized transmultiplexer design,”International Journal of Circuit Theory and Applications, Vol. 15, 1987, pp. 281–303.
Vanhoof, J.,Architecture synthesis for application-specific medium-throughput digital signal processing chips, Ph.D. Thesis, K.U.leuven (Belgium), February 1992.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Angelo, C.M., Claesen, L. & de Man, H. Modeling multi-rate DSP specification semantics for formal transformational design in HOL. Form Method Syst Des 5, 61–94 (1994). https://doi.org/10.1007/BF01384234
Issue Date:
DOI: https://doi.org/10.1007/BF01384234