Abstract
In this article we describe a programmable multi-processor system based on the Philips Video Signal Processor (VSP) for real-time video applications and the environment to program it. The main distinctive characteristic of this setup is the full programmability of both its computation and communication elements. Moreover, a versatile tool-set automates the programming of these elements. As a consequence, short design-cycles are achieved and the system is well suited for rapid prototyping. In this article we mainly concentrate on the design of the processing board of the system and the corresponding programming tool.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
R. Poluzzi and F. Scalise, “A VLSI oriented HDTV decoder, a coarse grain systolic array appoach,” Proceedings of the Fourth International Workshop on HDTV and Beyond, 1991, Turin, Italy.
T.J.M. Rossiter and D.R. Donovan, “VLSI implementation of picture coding for variable rate transmission,”Proc. of the First International Conference on Computer Technology, Systems and Applications, COMPEURO 87, Hamburg, 1987.
H. Harrand and P. Mougeat, “A predictor IC for TV and HDTV codecs using motion compensation,”Proceedings of the Fourth International Workshop on HDTV and Beyond, 1991, Turin, Italy.
H.D. Cheng and C. Tong, “VLSI architecture for curve detection,”Proc. of the First International Conference on Computer Technology, Systems and Applications, COMPEURO 87, Hamburg, 1987.
K.S. Fu, K. Hwang, and B.W. Wah, “VLSI architectures for pattern analysis and image database management,”VLSI and Modern Signal Processing, Prentice Hall Information and Systems Sciences Series, Englewood Cliffs, New Jersey, 1985.
F. Vreeswijk, “The impact of high-definition television on solid-state circuits,”Digest of Technical Papers of the International Solid State Circuits Conference, 1990, pp. 20–23.
HJ. Desor, “Single-chip video processing systems,”IEEE Transactions on Consumer Electronics, vol. 37, 1991, pp. 182–189.
T. Fujii, T. Sawabe, N. Ohta, and S. Ono, “Super high definition image processing on a parallel signal processing system,”Visual Communication and Image Processing '91, 1991.
I. Tamitani, et al., “A real-time video signal processor suitable for motion picture coding applications,”IEEE Trans. on Circuits and Systems, vol. 36, 1989, pp. 1259–1266.
M. Maruyama, et al., “A 200 MIPS image signal multiprocessor on a single chip,”Digest of Technical Papers of the ISSCC, 1990, pp. 122–123.
U. Schmidt, K. Caesar, and T. Himmel, “Data-driven array processor for video signal processing,”IEEE Transactions on Consumer Electronics, vol. 36, 1990, pp. 327–333.
D. Blagden and J. Scanlan, “Rapid prototyping for imaging and video design,”Advanced Imaging, 1990, pp. 34–45.
A.H.M. van Roermund, et al., “A general-purpose programmable video signal processor,”IEEE Trans. on Consumer Electronics, 1989, pp. 249–257.
C.M. Huizer, et al., “A programmable 1400 MOPS video signal processor,”Proc. of the IEEE Custom Integrated Circuits Conference, 1989.
H. Dikjkstra, et al., “A general-purpose video signal processor: architecture and programming,”Proc. 1989 Int. Conf. on Computer Design (ICCD-89), 1989, pp. 74–77.
A.H.M. van Roermund, “Architectures for real-time video,” E.F. Deprettere and A.-J van der Steen eds.,Algorithms and Parallel VLSI Architectures, vol. A: Tutorials, Elsevier Science Publishers B.V., 1991, pp. 445–460.
S.-I Nakagawa, et al., “A 24-b 50-ns digital image signal processor,”IEEE Journal of Solid-State Circuits, vol. 25, 1990, pp. 1484–1493.
H. Miyaguchi, et al., “Digital TV with serial video processor,”IEEE Transactions on Consumer Electronics, vol. 36, 1990, pp. 318–326.
M. Maruyama, et al., “An image signal multiprocessor on a single chip,”IEEE Journal of Solid-State Circuits, vol. 25, 1990, pp. 1476–1483.
M. Engels, R. Lauwereins, and J. Peperstraete, “The influence of technological parameters on the choice of a multiprocessor interconnection network,”Proc. of the Second Workshop on Parallel and Distributed Processing (WP&DP90), 1990, North-Holland: Elsevier Science Publishers, pp. 91–110.
Anonymous, “L64270 64 to 64 crossbar switch (XBAR),” LSI Logic Corporation, April 1989.
R. Lauwereins, “Design of an argument flow parallel computer: from program organization to multiprocessor architecture,” Ph.D. Dissertation, KUL-ESAT, February 1989.
Blazewicz, M. Drabowski, and J. Weglarz, “Scheduling multiprocessor tasks to minimize schedule length,”IEEE Trans. on Computers, vol. C-35, 1986, pp. 389–393.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Engels, M., Lauwereins, R., Peperstraete, J.A. et al. Design of a processing board for a programmable multi-VSP system. J VLSI Sign Process Syst Sign Image Video Technol 5, 171–184 (1993). https://doi.org/10.1007/BF01581294
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF01581294