Abstract
Field Programmable Gate Arrays (FPGAs) offer a cost-effective and flexible technology for DSP ASIC prototype development. In this article, the fast ASIC prototyping concept based on the use of multiple FPGAs is reviewed in different engineering applications. The design experiences of the proposed approach, applied to four different DSP ASIC design projects are presented. The design experiences concerning the selection of the design methodology, application architectures and prototyping technologies are analyzed with respect to efficient system integration and ASIC migration from the FPGA prototype onto first-time functional silicon. Novel prototyping techniques based on using configurable hardware modellers concerning the same objective are studied. Some future goals are outlined to develop an integrated, multipurpose DSP ASIC prototyping environment.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
G. Birtwistle and P. A. Subrahmanyam, eds.,VLSI Specification, Verfication and Synthesis, Boston: Kluwer Academic, 1988.
J. Rose, K. El-Ayat, C. McCarthy and S. Trimberger, “Field-programmable gate arrays,”Design Automation Conference Tutorial, 1991.
P. Forshaw and R. Hahn, “Synchronous design: The right technique for digital ASICs,”Proc. Third Annual IEEE ASIC Seminar and Exhibit, pp. P6-1.1–P6-1.5, Rochester, New York, Sept. 1990.
Xilinx Inc.,The Programmable Gate Array Data Book, San Jose, CA, 1991.
D. Connor, “High-density PLDs,”EDN, pp. 76–88, Jan. 1992.
J. Pasanen, P. Jahkonen, S.J. Ovaska, O. Vainio and H. Tenhunen, “An integrated digital motion control unit,”IEEE Transactions on Instrumentation and Measurement, vol. 40, pp. 654–657, 1991.
O. Vainio, S.J. Ovaska and J. Pasanen, “A digital signal processing approach to real-time AC motor modeling,”IEEE Transactions on Industrial Electronics, vol. 39, pp. 36–45, 1992.
T. Ritoniemi, T. Karema, H. Tenhunen and M. Lindell, “Fully differential CMOS sigma-delta modulator for high performance analog-to-digital conversion with 5 v operating voltage,”Proc. IEEE International Symposium on Circuits and Systems, pp. 2321–2326, 1988.
T. Saramäki, “Efficient recursive digital filter for sampling rate conversion,”Proc. IEEE International Symposium on Circuits and Systems, pp. 1322–1326, May 1983.
T. Saramäki, H. Palomäki and H. Tenhunen, “Multiplier-free decimators with efficient VLSI implementation for sigma-delta A/D converters,” R. W. Brodersen and H.S. Moscovitz, eds.,VLSI Signal Processing, III, pp. 523–534, New York: IEEE Press, 1988.
T. Karema, T. Ritoniemi and H. Tenhunen, “Fourth order sigma-delta modulator circuit for digital audio and ISDN applications,”Proc. IEE European Conference on Circuit Theory and Design, pp. 223–227, Brighton, UK, Sept. 1989.
T. Ritoniemi, T. Karema and H. Tenhunen, “A fifth order sigma-delta modulator for audio a/d-converter,”Proc. IEE International Conference on Analogue to Digital and Digital to Analogue Conversion, pp. 153–158, UK, Sept. 1991.
J. Isoaho, H. Tenhunen, X Heikkilä and L. Lipasti, “High resolution DAC design based on programmable gate arrays,” W. Moore and W. Luk, eds.,FPGAs, pp. 343–352. Abingdon: EE&CS Books, 1991.
L.L. Brust, “Silicon vendor provides single point of contact,”Computer Design, p. 93, Dec. 1991.
O. Vainio and S.J. Ovaska, “Signal processor based magnetic flux and current estimators for advanced AC motor control,”Proc. International Conference on DSP Applications and Technology, pp. 530–541, Berlin, Germany, 1991.
E. Meyer, “Why ASIC's fail?”ASiC Technology & News, 2, 1990.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Isoaho, J., Pasanen, J., Vainio, O. et al. DSP system integration and prototyping with FPGAS. J VLSI Sign Process Syst Sign Image Video Technol 6, 155–172 (1993). https://doi.org/10.1007/BF01607879
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF01607879