Abstract
ESPA is a high level synthesis tool targeted at the design of synchronous communication hardware in a multiprocessor architecture. IO communication can also be handled. It makes use of a new memory based architectural model which allows ESPA to generate efficient solutions for audio, speech and telecom applications. This will be shown using a complex example taken from a compact disc application.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
J. Rabaey, S. Pope, and R. Brodersen, “An integrated automated layout generation system for DSP circuits,”IEEE Trans. on CAD, vol. CAD4, 1985, pp. 285–296.
B.S. Haroun et al., “SPAID: an architectural synthesis tool for DSP custom applications,”IEEE Journal of Solid-State Circuits, vol. 24, no. 2, 1989, pp. 426–435.
P. Marwedel, “The MIMOLA design system: Tools for the design of digital processors,”Proceedings of the 23rd Design Automation Conference, 1986, pp. 587–593.
W. Rosenstiel, “CADDY: The Karlsruhe behavioral synthesis system,” presented at theACM/IEEE High-Level Synthesis Workshop, Orcas Island, WA, January 1988.
L. Stok and R. van den Born, “EASY: multiprocessor architecture optimization,”Proc. International Workshop Logic and Architecture Synthesis for Silicon Compilers, Grenoble, France, May 1988.
H. De Man, F. Catthoor, G. Goossens, J. Vanhoof, J. Van Meerbergen, and J. Huisken, “Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms,”Proceedings of the IEEE, February 1990, pp. 319–335.
J. Decaluwe, J. Rabaey, J. Van Meerbergen, and H. De Man, “Inter-processor communication in synchronous multiprocessor digital signal processing chips,”IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 37, 1989, pp. 1816–1828.
R. Camposano and A. Kunzmann, “Considering timing constraints in synthesis from a behavioral description, ”Proc. of the ICCD, New York, 1986, pp. 6–9.
J.A. Nestor and D.E. Thomas, “Behavioral synthesis with interfaces,”Proc. ICCAD-86, 1986, pp. 112–115.
E.F. Girczyc and J.P. Knight, “An ADA to standard cell hardware compiler based on graph grammars and scheduling,”Proc. ICCD, 1984, pp. 726–731.
S. Hayati and A.C. Parker, “Automatic production of controller specifications from control and timing behavioral descriptions,”Proc. 26th DAC, 1989, pp. 75–80.
T. Amon, G. Bordello, and C. Sequin, “Operation/event graphs: a design representation for timing behavior,”Proc. of the IFIP WG 10.2 10th Int. Symp. on Computer Hardware Description Languages, CHDL 91, Marseille, France, April 1991, pp. 241–260.
R. Woudsma, F. Beenker, J. Van Meerbergen, and C. Niessen, “PIRAMID: an architecture-driven silicon compiler for complex DSP applications,”IEEE International Symposium on Circuits and Systems, 1990, pp. 2696–2600.
R. Woudsma and A. Delaruelle, “The design of DSP components for the CD digital audio system using silicon compilation techniques,”IEEE Custom Integrated Circuit Conference, May 1989, pp. 20.4.1–20.4.5.
P. Hilfinger, “A high-level language and silicon compiler for digital signal processing,”IEEE Custom Integrated Circuits Conference, Portland, OR, pp. 213–216.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Huisken, J.A., Delaruelle, A., Egberts, B. et al. Synthesis of synchronous communication hardware in a multiprocessor architecture. J VLSI Sign Process Syst Sign Image Video Technol 6, 289–299 (1993). https://doi.org/10.1007/BF01608540
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF01608540