Skip to main content
Springer Nature Link
Log in

Compiling communicating processes into delay-insensitive VLSI circuits

  • Original Articles
  • Published:
Distributed Computing Aims and scope Submit manuscript

Abstract

A method is described for compiling computations described as a set of communicating processes into VLSI circuits. The circuits obtained are delay-insensitive, i.e., their correct operation is independent of any assumption on delays in operators and wires, except that the delays are finite. They are also correct by construction since they are derived by a series of semantics-preserving transformation.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Dijkstra EW (1976) A Discipline of Programming. Prentice-Hall, Englewood Cliffs, NJ

    Google Scholar 

  2. Hoare CAR (1978) Communicating sequential processes. Comm ACM 21 (8):666–677

    Google Scholar 

  3. Martin AJ (1985) The probe: an addition to communication primitives. Information Processing Letters 20:125–130

    Google Scholar 

  4. Martin AJ (1985) The design of a self-timed circuit for distributed mutual exclusion. In: Fuchs H (ed) Proc. 1985 Chapel Hill Conf. VLSI: pp 247–260

  5. Martin AJ (1985) A delay-insensitive fair arbiter. Caltech Computer Science Technical Report 5193:TR85

  6. Martin AJ (1986) Self-timed FIFO: an exercise in compiling programs into circuits. Caltech Computer Science Technical Report 5211:TR:86. Also to appear in: Borrione D (ed) From HDL description to guaranteed correct circuit designs. North-Holland

  7. Mead C, Conway L (1980) Introduction to VLSI Systems. Addison-Wesley, Reading MA

    Google Scholar 

  8. Molnar CE, Ting-Pien Fang, FU Rosenberger (1985) Synthesis of delay-insensitive modules. In: Fuchs H (ed) Proc. 1985 Chapel Hill. Conf. VLSI: pp 67–86

  9. Rem M (1985) Concurrent computations and VLSI Circuits. In: Broy M (ed) Control flow and data flow: concepts in distributed programs. Springer, Berlin Heidelberg New York Tokyo:pp 399–437

    Google Scholar 

  10. Seitz CL (1980) System timing. In: Mead & Conway. Introduction to VLSI Systems, chap 7. Addison-Wesley, Reading, MA

    Google Scholar 

  11. Snepscheut J van de (1985) Trace theory and VLSI Design. LNCS 200, Springer, Berlin Heidelberg New York Tokyo

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science, California Institute of Technology, 91125, Pasadena, CA, USA

    Alain J. Martin

Authors
  1. Alain J. Martin
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

Alain Martin is Professor of Computer Science at the California Institute of Technology. His research interests include programming methodology, in particular concurrent and distributed programming, and its application to the design of VLSI circuits and of highly concurrent computing systems.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Martin, A.J. Compiling communicating processes into delay-insensitive VLSI circuits. Distrib Comput 1, 226–234 (1986). https://doi.org/10.1007/BF01660034

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF01660034

Key words