Skip to main content
Log in

Modeling of superscalar instruction scheduling and analysis of a heuristic scheduling algorithm

  • Part I Computer Science
  • Published:
BIT Numerical Mathematics Aims and scope Submit manuscript

Abstract

The problem of superscalar instruction scheduling is studied and an analysis of a heuristic scheduling algorithm is presented. First, a superscalar architecture is characterized byk, the number of types of functional units employed,m i , the number of typei functional units,P ij , thejth functional unit of typei, andz, the maximal number of delay cycles incurred by the execution of instructions. A program trace to be scheduled is modeled by a directed acyclic graph with delay on precedence relations. These two models reflect most of the flavor of the superscalar instruction scheduling problem. A heuristic scheduling algorithm called the ECG-algorithm is designed by compiling two scheduling guidelines. The performance of the ECG-algorithm is evaluated through worst-case analysis. Lettingw ECG denote the length of an ECG-schedule andw opt the length of an optimal schedule, we established the boundwv ECG /w opt k+1−2/[max{m i }(z+1)], which is smaller than other known bounds.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. R. R. Oehler and R. D. Groves,IBM RISC System/6000 processor architecture. IBM J. Research and Development. 34 (1990), 23–36.

    Google Scholar 

  2. J. R. Ellis,Bulldog: A Compiler for VLIW Architecture, The MIT Press, 1986.

  3. N. Margulis, 1860Microprocessor Architecture. Mcgraw-Hill Press, New York, 1990.

    Google Scholar 

  4. V. Propescu, M. Schultz, J. Spracklen, G. Gibson, B. Lightner and D. Isaman,The megaflow architecture. IEEE Micro. June (1991).

  5. R. M. Tomasulo,An efficient algorithm for exploiting multiple arithmetic units, IBM Journal of Research and Development 11 (1967) 25–33.

    Google Scholar 

  6. J. A. Fisher,Trace scheduling: A technique for global microcode compaction. IEEE Transaction on Computers 30 (1981) 478–490.

    Google Scholar 

  7. J. A. Fisher,The VLIW Machine: A multiprocessor for compiling scientific code. IEEE Computer 17, July (1984) 45–53.

    Google Scholar 

  8. M. Johnson,Superscalar Microprocessor Design, Prentice Hall, London, 1990.

    Google Scholar 

  9. H. S. Warren, Jr.,Instruction scheduling for the IBM RISC System/6000 processor. IBM J. Research and Development 34 (1990) 85–92.

    Google Scholar 

  10. J. L. Hennessy and T. R. Gross,Postpass code optimization of pipeline constraints. ACM Transaction on Programming Language and System 5 (1983) 442–448.

    Google Scholar 

  11. J. M. Jaffe,Bounds on the scheduling types task system. SIAM J. Computer 9 (1980) 541–551.

    Google Scholar 

  12. T. C. Hu,Parallel sequencing and assembly line problems. Operations Research 9 (1961) 841–884.

    Google Scholar 

  13. E. G. Coffman and R. L. Graham,Optimal scheduling for two-processor system. Acta Informatica 1 (1972) 200–213.

    Google Scholar 

  14. S. Lam and R. Sethi,Worst case analysis of two scheduling algorithm. SIAM J. Computer 6 (1977) 518–536.

    Google Scholar 

  15. D. Bernstein and Gertner,Scheduling expressions on a pipelined processor with a maximal delay of one cycle. J. ACM Transactions on Programming Language and System 11 (1989) 57–66.

    Google Scholar 

  16. E. Lawler, J. K. Lenstra, C. Martel, B. Simons and L. Stockmeyer,Pipeline scheduling: a survey. IBM Research Report RJ 5738, 1987, San Jose, CA.

  17. H. C. Chou and C. P. Chung,A Study of Superscalar Instruction Scheduling Problem, Ph.D. dissertation, Institute of Computer Science and Information Engineering, National Chiao-Tung University, Taiwan, 1992.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chou, H.C., Chung, C.P. Modeling of superscalar instruction scheduling and analysis of a heuristic scheduling algorithm. BIT 33, 354–371 (1993). https://doi.org/10.1007/BF01990519

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF01990519

Classification CR

Keywords