Skip to main content
Springer Nature Link
Log in

Traffic considerations for the design of ATM switch architectures

  • Published:
Telecommunication Systems Aims and scope Submit manuscript

Abstract

Traffic problems are the major issues of consideration in designing an appropriate ATM switching architecture for ATM networks. This paper considers the buffering techniques, quality of service and network performance issues that are important for the design of ATM switching fabrics.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

References

  1. H.F. Badran et al., ATM switch architectures with input-output-buffering: effect of input traffic correlation, contention resolution policies, buffers allocation strategies and delay in backpressure signal, Comp. Networks and ISDN Syst. 26(1994)1187–1213.

    Google Scholar 

  2. H. Ahmadi et al., A survey of modern high performance switching techniques, IEEE J. Select. Areas Commun. 7(7)(1989)1091–1101.

    Google Scholar 

  3. G. Bruzzi et al., Performance of an input-queued ATM switch with internal speed-up and finite output queues,Proc. IEEE Globecom'90, San Diego (1990) pp. 1455–1459.

  4. A. K. Gupta et al., Switching modules for ATM switching systems and their interconnection networks, Comp. Networks and ISDN Syst. 26(1993)433–445.

    Google Scholar 

  5. J. Garcia-Harop et al., ATM shared-memory switching architectures, IEEE Network (July/Aug. 1994)18–26.

  6. M. De Prycker,Asynchronous Transfer Mode: Solution of Broadband ISDN (Ellis Horwood, 1993).

  7. S. Rao et al., Access architectures for broadband ATM networks in the business community,ISSLS'91 (1991).

  8. S. Rao et al., A novel memory controller for an ATM switch,Zurich Seminar (1990).

  9. N. Endo et al., Shared buffer memory switch for an ATM exchange, IEEE Trans. Commun. 41(1993)118–122.

    Google Scholar 

  10. M. A. Henrion et al., Switching network architecture for ATM based broadband communications,Proc. ISS'90, Stockholm (1990) pp. 1–8.

  11. J. W. Causey et al., Comparison of buffer allocation schemes in ATM switches: complete sharing, partial sharing and dedicated allocation.

  12. W. Fischer et al., A scaleable ATM switching system architecture, IEEE J. Select. Areas Commun. (1991)1239–1307.

  13. H.S. Kim, Design and Performance of Multinet switch: A multistage ATM switch architecture with partially shared buffers, IEEE/ACM Trans. Networking 2(6) (1994)571–579.

    Google Scholar 

  14. H. Saito,Teletraffic Technologies in ATM Networks (Artech House, 1994).

  15. M. McDysan et al.,ATM: Theory and Application (McGraw-Hill, 1994).

  16. C. Partridge,Gigabit Networking (Addison-Wesley, 1994).

  17. O.R. Onvural,Asynchronous Transfer Mode Networks: Performance Issues (Artech House, 1994).

  18. ATM Forum UNI Specifications, UNI version 3.1.

  19. ITU-T Recommendations. I.362, I.371(and living list), I.356. I.353.

  20. Available Bit Rate, ATM Forum Contribution AF-TM 94-0394r3.

  21. Available Bit Rate, ATM forum Contribution AF-TM 94-0438r2.

Download references

Author information

Authors and Affiliations

  1. AscomTech, Morgenstr.129, CH-3018, Bern, Switzerland

    S. Rao, F. Volery & M. Potts

  2. Switching Division, Ascom Hasler, Belpstr. 37, CH- 3000, Bern-14, Switzerland

    M. Riese

Authors
  1. S. Rao
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. F. Volery
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. M. Potts
    View author publications

    You can also search for this author inPubMed Google Scholar

  4. M. Riese
    View author publications

    You can also search for this author inPubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Rao, S., Volery, F., Potts, M. et al. Traffic considerations for the design of ATM switch architectures. Telecommunication Systems 5, 123–133 (1996). https://doi.org/10.1007/BF02109730

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02109730

Keywords