Skip to main content

Advertisement

Log in

Abstract

The real time implementation of an efficient signal compression technique, Vector Quantization (VQ), is of great importance to many digital signal coding applications. In this paper, we describe a new family of bit level systolic VLSI architectures which offer an attractive solution to this problem. These architectures are based on a bit serial, word parallel approach and high performance and efficiency can be achieved for VQ applications of a wide range of bandwidths. Compared with their bit parallel counterparts, these bit serial circuits provide better alternatives for VQ implementations in terms of performance and cost.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. R.M. Gray, “Vector quantization,”IEEE Acoustics, Speech and Signal Processing Magazine, Vol. 1. pp. 4–29, April 1984.

    MATH  Google Scholar 

  2. A. Gersho and V. Cuperman, “Vector quantization: a pattern matching technique for speech coding,”IEEE Communication Magazine, pp. 15–21, Dec. 1983.

  3. J. Makhoul, S. Roucos, and H. Gish, “Vector quantization in speech coding,”Proceedings of the IEEE, Vol. 73, pp. 1551–1588, Nov. 1985.

    Article  Google Scholar 

  4. B. Ramamurthi and A. Gersho, “Classified vector quantization of images,”IEEE Trans. Communications, Vol. COM-34, pp. 1105–1115, Nov. 1986.

    Article  Google Scholar 

  5. B.P.M. Tao, H. Abut, and R.M. Gray, “Hardware Realization of Waveform Vector Quantizers,”IEEE J. Selected Areas Commun., Vol. SAC-2, pp. 343–352, March 1984.

    Article  Google Scholar 

  6. T.M. Liu and Z. Hu, “Hardware realization of multistage speech waveform vector quantizer,”Proc. of Intl. Conf. on Acoustics, Speech and Signal Processing, Tokyo, Japan, April 1986, pp. 3095–3098.

  7. G. Davidson and A. Gersho, “Application Of A VLSI Vector Quantization Processor To Real-Time Speech Coding,”IEEE J. Selected Areas Commun., Vol. SAC-4, pp. 112–124, Jan. 1986.

    Article  MATH  Google Scholar 

  8. B.E. Nelson and C.J. Read, “A bit-serial VLSI vector quantizer,”Proc. of Intl. Conf. on Acoustics, Speech and Signal Processing, Tokyo, Japan, April 1986, pp. 2211–2213.

  9. R. Dianysian and R. Baker, “A VLSI chip set for real time vector quantization of image sequences,”Proc. of IEEE Int'l Symposium on Circuits and Systems 1987, May 1987, pp. 221–224.

  10. P.A. Ramamoorthy and Brahmaji Potu, “Bit serial systolic chip set for real-time image coding,”Proc. of Intl. Conf. on Acoustics, Speech and Signal Processing, Dallas, Texas, April 1987, pp. 787–790.

  11. M. Yan, J.V. McCanny, and H.A. Kaouri, “Systolic array system for vector quantization using transformed sub-band coding,”IEEE Proc. of International Conference On Systolic Arrays, San Diego, USA, May 1988, pp. 675–684.

  12. M. Yan and J.V. McCanny, “A bit level systolic architecture for implementing a VQ tree search,”Journal of VLSI Signal Processing, Vol. 2, No. 3, pp. 149–158, Nov. 1990.

    Article  Google Scholar 

  13. G.A. Davidson, P.R. Cappello, and A. Gersho, “Systolic architectures for vector quantization,”IEEE Trans. on Acoustics, Speech and Signal Processing, Vol. ASSP-36, pp. 1651–1664, Oct. 1988.

    Article  Google Scholar 

  14. K. Dezhgosha, M.M. Jamali, and S.C. Kwatra, “A VLSI architecture for real-time image coding using a vector quantization based algorithm,”IEEE Trans. on Signal Processing, Vol. 40, No. 1, pp. 181–189, Jan. 1992.

    Article  Google Scholar 

  15. J.V. McCanny and J.G. McWhirter, “A completely iterative, pipelined multiplier suitable for VLSI,”IEE Proc. G, Vol. 129, No. 2, pp. 40–46, April 1982.

    Google Scholar 

  16. M. Yan, “VLSI architectures for speech and image coding applications,” Ph.D. Thesis, The Queen's University of Belfast, UK, Oct. 1989.

    Google Scholar 

  17. R.B. Urquhart and D. Wood, “Systolic matrix and vector multiplication methods for signal processing,”IEE Proc. F, Vol. 131, No. 6, pp. 623–631, Oct. 1984.

    Google Scholar 

  18. R.F. Lyon, “Two's complement pipeline multipliers,”IEEE Trans. Communications, Vol. COM-24, pp. 418–425, 1976.

    Article  Google Scholar 

  19. D.J. Myers and P.A. Ivey, “Circuit elements for VLSI signal processing,”British Telecom Technol. Journal, Vol. 2, No. 3, pp. 67–78, July 1984.

    Google Scholar 

  20. M. Yan and J.V. McCanny, “Systolic inner product arrays with automatic word rounding,”Journal of VLSI Signal Processing, Vol. 4, No. 4, pp. 227–242, 1992.

    Article  Google Scholar 

  21. J.V. McCanny, J.G. McWhirter, and S.Y. Kung, “The use of data dependence graphs in the design of bit level systolic arrays,”IEEE Trans. Acoustics, Speech and Signal Processing, Vol. 38, No. 5, pp. 787–793, May 1990.

    Article  Google Scholar 

  22. P. Denyer and D. Renshaw,VLSI signal processing: a bit serial approach, Addison-Wesley, 1985.

  23. S.G. Smith, “Serial-Data computation in VLSI,” Ph.D. Thesis, University of Edinburgh, 1987.

  24. N.R. Powell and J.M. Irwin, “Signal processing with bit-serial word-parallel architectures,”SPIE, Vol. 154, pp. 98–104, 1978.

    Article  Google Scholar 

  25. Y. Hu, J.V. McCanny, and M. Yan, “DAC—A silicon compiler system for high performance DSP ASIC,”EDAC'92 (European Design Automation Conference), Brussels, Belgium, March, 1992.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Yan, M., McCanny, J.V. & Hu, Y. VLSI architectures for vector quantization. Journal of VLSI Signal Processing 10, 5–23 (1995). https://doi.org/10.1007/BF02407023

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02407023

Keywords

Navigation