Skip to main content

Advertisement

Log in

CMOS current-mode implementation of spatiotemporal probabilistic neural networks for speech recognition

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

In this paper, a Spatiotemporal Probabilistic Neural Network (SPNN) is proposed for spatiotemporal pattern recognition. This new model is developed by applying the concept of Gaussian density function to the network structure of the SPR (Spatiotemporal Pattern Recognition). The main advantages of this model include faster training and recalling process for patterns. In addition, the overall architecture is also simple, modular, regular, locally connected, and suitable for VLSI implementation. One set of independent speaker isolated (Mandarin digit) speech database is used as an example to demonstrate the superiority of the neural networks for spatiotemporal pattern recognition. The testing result with a reduced error rate of 7% shows that the SPNN is very attractive and effective for practical applications. p ]The CMOS current-mode IC technology is used to implement the SPNN to achieve the objective of minimum classification error in a more direct manner. In this design, neural computation is performed in analog circuits while template information is stored in digital circuits. The prototyping speech recognition processor for the 12th LPC calculation is designed by 1.2μm CMOS technology. The HSPICE simulation results are also presented, which verifies the function of the designed neural system.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

References

  1. H. Sakoe, R. Isotani, K. Yoshida, and T. Watanabe, “Speaker independent word recognition using dynamic programming neural networks,”Proc. of Int. Symp. Acoustics, Speech, and Signal Processing, pp. 29–32, May 1989.

  2. C.Y. Wu, R.Y. Liu, and Q.Z. Wu, “A probabilistic neural network for spatiotemporal pattern recognition,”Proc. of IEEE Int. Conf. Systems Engineering, pp. 32–35, Sept. 1992.

  3. Special issue on current-mode analog signal processing circuits,IEE Proc., Part G, April 1990.

  4. J.A. Freeman and D.M. Skapura,Neural Networks—Algorithm, Applications, and Programming Techniques, Addison-Wesley Publishing Company, 1991.

  5. D.F. Specht, “Probabilistic neural networks and the polynomial adaline as complementary techniques for classification,”IEEE Trans. Neural Networks, Vol. 1, pp. 111–121, 1990.

    Article  Google Scholar 

  6. E. Parzen, “On estimation of a probability density function and mode,”Ann. Math. Stat., Vol. 33, pp. 1065–1076, 1962.

    Article  MathSciNet  MATH  Google Scholar 

  7. R.P. Lippmann, “An Introduction to computing with neural nets,”IEEE ASSP Magazine, Vol. 4, pp. 4–22, April 1987.

    Article  Google Scholar 

  8. R. Perfetti, “Winner-take-all circuit for neurocomputing applications,”Proc. Inst. Elec. Eng., Vol. 137, pp. 353–359, 1990.

    Google Scholar 

  9. J.C. Yen and S. Chang, “Improved winner-take-all neural network,”Electronics Letters, Vol. 28, pp. 662–664, 1992.

    Article  Google Scholar 

  10. P.W. Hollis and J.J. Panlos, “Artificial neural networks using MOS analog multiplier,”IEEE Journal of Solid-State Circuits, Vol. 25, pp. 849–855, 1990.

    Article  Google Scholar 

  11. K. Bult and H. Wallinga, “A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation,”IEEE Journal of Solid-State Circuits, Vol. 22, pp. 357–365, 1987.

    Article  Google Scholar 

  12. T.S. Fiez, G. Liang, and D.J. Allstot, “Switched-current circuit design issues,”IEEE Journal of Solid-State Circuits, Vol. 26, pp. 192–202, 1991.

    Article  Google Scholar 

  13. C. Turchetti and M. Conti, “A new design of neural networks based on approximate identities for approximation and learning,”Proc. of Int. Symp. Circuits and Systems, pp. 359–362, May 1992.

  14. B.J. Maundy and E.I. El-Masry, “Feedforward associative memory switched-capacitor artificial neural networks,”Analog Integrated Circuits and Signal Processing, Vol. 1, pp. 321–338, Kluwer Academic Publishers, 1991.

    Article  Google Scholar 

  15. B.J. Sheu, J. Choi, and C.F. Chang, “An analog neural network processor for self-organizing mapping,”IEEE Int. Solid State Circuits Conf., pp. 136–137, Feb. 1992.

  16. M.E. Robinson, H. Yoneda, and E. Sanchez-Sinencio, “A modular CMOS design of a Hamming network,”IEEE Trans. Neural Networks, Vol. 3, pp. 444–456, 1992.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Wu, CY., Liu, RY. CMOS current-mode implementation of spatiotemporal probabilistic neural networks for speech recognition. Journal of VLSI Signal Processing 10, 67–84 (1995). https://doi.org/10.1007/BF02407027

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02407027

Keywords

Navigation