Abstract
A modular implementation of the inner product is proposed. The implementation is based on distributed arithmetic and incorporates three types of programmable quantization. It uses a single configurable cell and building blocks consisting of simple and regular structures that can be implemented efficiently in VLSI form. The design strategy developed can be used for the implementation of limit-cycle-free digital filters and in a number of other digital signal processing applications where a quantized sum of products is required.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A. Fettweis, “Wave digital filters: theory and practice,”Proc. IEEE, Vol. 74, pp. 270–327, 1986.
C.T. Mullis and R.A. Roberts, “Synthesis of minimum roundoff noise fixed point digital filters,”IEEE Trans. on Circuits and Syst., Vol. CAS-23, pp. 551–562, 1976.
K.S. Liu and L.E. Turner, “Stability dynamic range and roundoff noise in new second-order recursive digital filter,”IEEE Trans. on Circuits and Syst., Vol. CAS-30, pp. 815–821, 1983.
P.S.R. Diniz and A. Antoniou, “More economical state-space digital filter structures which are free of constant-input limit cycles,”IEEE Trans. on Acoust., Speech, Signal Process., Vol. ASSP-34, pp. 807–815, 1986.
T. Laakso, O. Hyvrärinen, and M. Renfors, “Signal processor implementation of some recursive digital filter structures,”Proc. Intern. Conf. on Digital Signal Processing, Florence, 1987, pp. 220–224.
A. Peled and B. Liu, “A new hardware realization of digital filters,”IEEE Trans. on Acoust., Speech, Signal Process., Vol. ASSP-22, pp. 456–462, 1974.
L. Wanhammar, “Implementation of wave digital filters using distributed arithmetic,”Signal Processing, Vol. 2, pp. 253–260, 1980.
S.A. White, “Application of distributed arithmetic to digital signal processing: a tutorial review,”IEEE ASSP Magazine, Vol. 6, pp. 4–19, 1989.
W.P. Burleson and L.L. Scharf, “VLSI design of inner-product computers using distributed arithmetic,”Proc. IEEE Intern. Symp. on Circuits and Syst., Portland, 1989, pp. 158–161.
W.P. Burleson, “Polynomial evaluation in VLSI using distributed arithmetic,”IEEE Trans. on Circuits and Syst., Vol. 37, pp. 1299–1304, 1990.
A.S. de la Vega,Digital Filters Using Distributed Arithmetic and Their Automatic Implementation on Integrated Circuits, (in Portuguese), M.Sc. thesis, COPPE/UFRJ, Jan. 1991.
A. Fettweis and K. Meerkötter, “Supression of parasitic oscillations in wave digital filters,”IEEE Trans. on Circuits and Syst., Vol. CAS-22, pp. 239–246, 1975.
T.I. Laakso, P.S.R. Diniz, I. Hartimo, and T.C. Macedo Jr., “Elimination of zero-input and constant-input limit cycles in single-quantizer recursive filter structures,”IEEE Trans. on Circuits and Syst., Vol. 39, pp. 638–646, 1992.
T.A.C.M. Claasen, W.F.G. Mecklenbraüker, and J.B.H. Peek, “On the stability of the forced response of digital filters with overflow nonlinearities,”IEEE Trans. on Circuits and Syst., Vol. CAS-22, pp. 692–696, 1975.
K. Hwang,Computer Arithmetic: Principles, Architecture and Design, New York: John Wiley, 1979.
H.J. de Man, C.J. Vandenbulcke, and M.M. Van Cappellen, “High-speed NMOS circuits for ROM-accumulator and multiplier type digital filters,”IEEE Journal on Solid-State Circuits, Vol. SC-13, pp. 565–572, 1978.
N.H.E. Weste and K. Eshraghian,Principles of CMOS VLSI Design: A Systems Perspective, Massachusetts: Addison-Wesley, 1985.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
de la Vega, A.S., Diniz, P.S.R., Mesquita, A.C. et al. A modular distributed-arithmetic implementation of the inner product and its application to digital filters. Journal of VLSI Signal Processing 10, 93–106 (1995). https://doi.org/10.1007/BF02407029
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF02407029