Abstract
Wave pipelining is a design methodology that can increase the clock frequency of digital systems. Also known asmaximum-rate pipelining, it has long been considered a technique for approaching the physical speed limit of a digital circuit. Unlike conventional pipelining, wave pipelining does not require internal clocked elements to increase throughput. The synchronization of internal computations is achieved by balancing inherent RC delays of combinational logic elements, thus allowing circuits to be pipelined at a very fine-grain level. In this article, we describe the design of a 16×16 wave-pipelined multiplier using a 1.0 μm CMOS process. The multiplier is designed using a conventional static CMOS technology. Simulation results show a speedup of about 7× over a nonpipeline implementation.
Similar content being viewed by others
References
Q. Lin and P. Xia, “The Design and Implementation of a Very Fast Experimental Pipelined Computer,”Journal of Computer Science and Technology, vol. 3, No. 1 1988, Beijing, pp. 1–6.
D. Wong, G. De Micheli, M. Flynn, and R. Huston, “A Bipolar Population Counter Using Wave Pipelining to Achieve 2.5× Normal Clock Frequency,”IEEE J. Solid-State Circuits, vol. 27, 1992, pp. 745–753.
D. Fan, C.T. Gray, W.J. Forlow, T.A. Hughes, W. Liu, and R.K. Cavin, “A CMOS Parallel Adder Using Wave Pipelining,”MIT Advanced Research in VLSI and Parallel Systems, Providence, RI, 1992, pp. 147–164.
L. Cotten, “Maximum Rate Pipelined Systems,AFIPS Proceeding of Spring Joint Computer Conference, 1969, pp. 581–586.
B. Ekroot, “Optimization of Pipelined Processors by Insertion of Combinational Logic Delay,” 1987, Ph.D. Dissertation, Electrical Engineering, Stanford University, Stanford, CA.
B. Fawcett, “Maximal Clocking Rates for Pipelined Digital Systems.” Report R-706 from Coordinated Science Laboratory, University of Illinois, Urbana, IL, 1975.
S. Anderson, J. Earle, R. Goldschmidt, and D. Powers, “The IBM System/360 Model 91 Floating Point Execution Unit,”IBM Journal of Research and Development, 1967, pp. 34–53.
D. Wong, G. De Micheli, and M. Flynn, “Designing High-Performance Digital Circuits Using Wave Pipelining: Algorithms and Practical Experiences,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, 1993, pp. 25–46.
F. Klass, “Balancing Circuits for Wave Pipelining,” Technical Report, Stanford University, 1992, CSL-TR-92-549.
F. Klass and J.M. Mulder, “Use of CMOS Technology in Wave Pipelining,”Proc. of Fifth International Conference on VLSI Design, Banglaore, India, 1992, pp. 303–308.
C.S. Wallace, “A suggestion for a fast multiplier,”IEEE Trans. on Electron. Comput., vol. EC-13, 1964, pp. 14–17.
S. Waser and M. Flynn,Introduction to Arithmetic for Digital Systems Designers, New York: Holt, Rinehart and Winston, 1982.
P.J. Song and G. De Micheli, “Circuits and Architecture Trade-offs for High-Speed Multiplication,”IEEE Journal of Solid-State Circuits, vol. 26, 1991, pp. 1184–1198.
M. Santoro and M. Horowitz, “SPIM: A pipelined 64×64-bit iterative multiplier,”IEEE Journal of Solid-State Circuits, vol. 24, 1989, pp. 487–493.
A. Weinberger, “A 4-2 carry-save adder module,”IBM Tech. Disc. Bulletin, vol. 23, 1981.
M. Nagamatsu, S. Tanaka, J. Mori, K. Hirano, T. Noguchi, and K. Hatanaka, “A 15-ns 32×32-b CMOS Multiplier with an Improved Parallel Structure,”IEEE Journal of Solid-State Circuits, vol. 25, 1990, pp. 494–497.
F. Klass, “Maximum and Minimum Delay Using Data-Dependent Delay Models,” Technical Report, Stanford University, in preparation.
G. Goto, T. Sato, and T. Sukemura, “A 54×54 Regularly Structured Tree Multiplier,”IEEE Journal of Solid-State Circuits, vol. 27, 1992, pp. 1229–1236.
R.P. Brent and H.T. Kung, “A regular layout for parallel adders,”IEEE Transactions on Computers, C-31, 1982, pp. 260–264.
D. Rose, D. Erdman, and G. Nifong, “CAzM: Circuit analyzer with macromodeling user's guide,” Technical Report, MCNC, June 1990.
Author information
Authors and Affiliations
About this article
Cite this article
Klass, F., Flynn, M.J. & Van De Goor, A.J. Fast multiplication in VLSI using wave pipelining techniques. Journal of VLSI Signal Processing 7, 233–248 (1994). https://doi.org/10.1007/BF02409400
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF02409400