Skip to main content
Log in

TSP: A heterogeneous multiprocessor supercomputing system based on i860XP

  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

Numerous new RISC processors provide support for supercomputing. By using the “mini-Cray” i860 superscalar processor, an add-on board has been developed to boost the performance of a real time system. A parallel heterogeneous multiprocessor supercomputing system, TSP, is constructed. In this paper, we present the system design consideration and described the architecture of the TSP and its features.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Overview of the i860XP supercomputing microprocessor. Intel Corporation, Order Number 241088-001, 1991.

  2. Warren Andrews. Add-on boards boost real-time performance. Computer Design, Dec., 1991, pp. 71–76.

  3. i860XP microprocessor data book. Intel Corporation, Order Number 240874-002, 1991.

  4. i860 64-bit microprocessor hardware reference manual. Intel Corporation, 1990.

  5. i860 64-bit microprocessor software reference manual. Intel Corporation, 1990.

  6. Mark Arkinset al. Design a memory bus controller for the 82495/82490 cache. Intel Corporation, Order Number 240957-001, 1992.

Download references

Author information

Authors and Affiliations

Authors

Additional information

The Project supported by National Tatural Science Foundation of China

Rights and permissions

Reprints and permissions

About this article

Cite this article

Huang, G., Li, S. TSP: A heterogeneous multiprocessor supercomputing system based on i860XP. J. of Compt. Sci. & Technol. 9, 285–288 (1994). https://doi.org/10.1007/BF02939510

Download citation

  • Received:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02939510

Keywords

Navigation