Skip to main content
SpringerLink
Log in

Hierarchical bulk synchronous parallel model and performance optimization

  • Regular Papers
  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

Based on the framework of BSP, a Hierarchical Bulk Synchronous Parallel (HBSP) performance model is introduced in this paper to capture the performance optimization problem for various stages in parallel program development and to accurately predict the performance of a parallel program by considering factors causing variance at local computation and global communication. The related methodology has been applied to several real applications and the results show that HBSP is a suitable model for optimizing parallel programs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. McColl W F. Scalable parallel computing: A grand unified theory and its practical development. InProc. 13th IFIP World Computer Congress, 1994, 1.

  2. Hill M D. The theory, practice and a tool for BSP performance prediction. InEuro Par’96, LNCS 1124, Springer-Verleg, 1996, pp.697–705.

  3. Hill M D, Skillicorn D B. Communication performance optimisation requires minimising variance. InHPCN’98, LNCS, Springer-Verlag, 1998.

  4. IBM Corp. Optimization and tuning guide for the XL FORTRAN and XL C compilers.IBM SC09-1545-00, 1992.

  5. Abandah G A, Davidson E S. Modeling the communication performance of the IBM SP2. In10th International Parallel Processing Symposium, 1996.

  6. Hill M D, McColl B, Stefanescu D C. BSPlib — The BSP programming library. Technical Report, PRG-TR-29-9, Oxford University, 1997.

  7. Bailey D H, Harris T, Saphir W. The NAS parallel benchmarks 2.0. Report NAS-95-020, 1995.

  8. Hyaric A L. Converting the NAS benchmarks from MPI to BSP. Computing Laboratory, Oxford University, 1996.

  9. Goedeecker S. Fast radix 2, 3, 4, and 5 kernel for fast Fourier transformations on computing with overlapping multiply-add instructions.SIAM J. Sci. Comput, 1997, 18(6): 1605–1611.

    Article  MathSciNet  Google Scholar 

  10. Pfrommer B, Tokuyasu T. Slow Fourier transformations on fast microprocessors. Technical Report, University of Berkeley, http://http.cs.berkeley.edu/~tokuyasu/, 1996.

  11. Agarwal R, Gustavson F, Zubair M. Exploiting functional parallelism of POWER2 to design high-performance numerical algorithms.IBM J. Res. Develop., 1994, 38(5).

  12. Hockney R W, Jesshope C R. Parallel Computers — Architecture, Programming and Algorithms. IOP Publishing Ltd., 1988.

  13. Bailey D H. Unfavorable strides in cache memory systems. RNR Technical Report RNR-92-015, 1992.

  14. Saini S, Bailey D H. NAS parallel benchmark results 12–95. Report NAS-95-021, 1995.

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science and Engineering, Shanghai Jiao Tong University, 200030, Shanghai, P.R. China

    Huang Linpeng, Sun Yongqiang & Yuan Wei

Authors
  1. Huang Linpeng
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sun Yongqiang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Yuan Wei
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

Partially supported by the National Natural Science Foundation of China.

HUANG Linpeng was born in 1964. Currently he is an Associate Professor in Shanghai Jiao Tong University. He received his Ph.D. degree from Shanghai Jiao Tong University in 1992. His research interests include artificial intelligence, parallel computation model and the theory of programming languages.

SUN Yongqiang is a Professor at Shanghai Jiao Tong University. His research interests include functional programming languages, rewriting system and parallel programming model.

YUAN Wei was born in 1971. He received his Ph.D. degree from Shanghai Jiao Tong University in 1995. His research areas include parallel computation model, parallel programming environment and program performance optimization.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Huang, L., Sun, Y. & Yuan, W. Hierarchical bulk synchronous parallel model and performance optimization. J. of Comput. Sci. & Technol. 14, 224–233 (1999). https://doi.org/10.1007/BF02948510

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02948510

Keywords

Search

Navigation