Abstract
This paper describes the design of a Prolog machine architecture and organization. Our objective was to determine the maximum performance attainable by a sequential Prolog machine for “reasonable” cost. The paper compares the organization to both general purpose micro-coded machines and reduced instruction set machines. Hand timings indicate a peak performance rate of 450 K LIPS (logical inferences per second) is well within current technology limitations and 1 M LIPS is potentially feasible.
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.References
Nishikawa, H., Yokota, M., Yamamoto, A., Taki, K. and Uchida, S.: “The Personal Sequential Inference Machine (PSI): Its Design Philosophy and Machine Architecture,” Logic Programming Workshop ’83 (Universidade Nova de Lisboa) (June, 1983) 53–73.
“Symbolics 3600 Technical Summary” (Symbolics Inc., Cambridge, Massachusetts) (1983).
Moto-oka, T. (ed.): Fifth Generation Computer Systems (North-Holland) (1982).
Warren, D. H. D.: “Applied Logic—Its Use and Implementation as Programming Tool,” Ph. D dissertation (University of Edinburgh) (1977). Available as Technical Note,290 (Artificial Intelligence Center, SRI International).
Warren, D. H. D.: “An Improved Prolog Implementation which Optimises Tail Recursion,” Research Paper,156 (Dept. of Artificial Intelligence, University of Edinburgh) (1980) (presented at the 1980 Logic Programming Workshop, Debrecen, Hungary).
Bowen, D. L., Byrd, L. M. and Clocksin, W. F.: “A Portable Prolog Compiler,” Logic Programming Workshop ’83 (Universidade Nova de Lisboa) (June, 1983) 74–83.
Warren, D. H. D.: “An Abstract Prolog Instruction Set,” Technical Report,309 (Artificial Intelligence Center, SRI International) (1983).
Radin, G.: “The 801 Minicomputer,” IBM Journal of Research and Development,Vol. 27 (May, 1983) 237–246.
Kogge, P. M.: The Architecture of Pipelined Computers (McGraw-Hill) (1981).
Tick, E.: “An Overlapped Prolog Processor,” Technical Report,308 (Artificial Intelligence Center, SRI International) (1983).
Tick, E.: “Towards a Multiple Pipeline Prolog Processor,” International Workshop on High-Level Computer Architecture (The University of Maryland) (May, 1984) to be published.
Author information
Authors and Affiliations
Additional information
Adapted from the paper “TOWARDS A PIPELINED PROLOG PROCESSOR” by Evan Tick and David H.D. Warren appearing in 1984 INTERNATIONAL SYMPOSIUM ON LOGIC PROGRAMMING, February 6–9, 1984, Atlantic City, NJ, pp. 29–40. Copyright © 1984 IEEE.
About this article
Cite this article
Tick, E., Warren, D.H.D. Towards a pipelined Prolog processor. New Gener Comput 2, 323–345 (1984). https://doi.org/10.1007/BF03037325
Received:
Issue Date:
DOI: https://doi.org/10.1007/BF03037325