Skip to main content

Automatic parallelization for non-cache coherent multiprocessors

  • Parallelizing Compilers
  • Conference paper
  • First Online:
Languages and Compilers for Parallel Computing (LCPC 1996)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1239))

Abstract

Although much work has been done on parallelizing compilers for cache coherent shared memory multiprocessors and message-passing multiprocessors, there is relatively little research on parallelizing compilers for non-cache coherent multiprocessors with global address space. In this paper, we present a preliminary study on automatic parallelization for the Cray T3D, a commercial scalable machine with a global memory space and non-coherent caches.

The research described is supported by Army contract #DABT63-95-C-0097. This work is not necessarily representative of the positions or policies of the Army or the Government.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. K. Faigin, J. Hoeflinger, D. Padua, P. Petersen, S. Weatherford. The Polaris Internal Representation. International Journal of Parallel Programming, Vol. 22, No. 5, Oct. 1994, pp. 553–586

    Google Scholar 

  2. B. Blume, et al., Polaris: Improving the Effectiveness of Parallelizing Compilers, Proceedings of the Seventh Workshop on Languages and Compilers for Parallel Computing, OR. Lecture Note in Computer Science, Aug. 1994, pp. 141–154

    Google Scholar 

  3. B. Pottenger, R. Eigenmann, Idiom Recognition in the Polaris Parallelizing Compiler, Proceedings of the 9th ACM International Conference on Supercomputing, July 1995

    Google Scholar 

  4. Z. Bokus, et al, Compiling Fortran 90D/HPF for Distributed Memory MIMD Computers, Journal of Parallel and Distributed Computing, Vol. 21, 1994, pp. 15–26

    Article  Google Scholar 

  5. J. Grout, Inline Expansion for the Polaris Research Compiler, Master's thesis, Univ. of Illinois at Urbana-Champaign, Cntr. for Supercomputing Res. & Dev., May 1995

    Google Scholar 

  6. B. Chapman, P. Mehrota, H. Moritsch, H. Zima, Dynamic Data Distributions in Vienna Fortran, Supercomputing '93 Proceedings, 1993, pp. 284–293

    Google Scholar 

  7. B. Blume, et al., Advanced Program Restructuring for High-Performance Computers with Polaris, Tech. Report, Univ. of Illinois at Urbana-Champaign, Cntr. for Supercomputing R & D, 1996, CSRD Report No. 1473

    Google Scholar 

  8. P. Tu, D. Padua, Automatic array privatization, Proc. 6th Workshop on Language and Compilers for Parallel Computing, OR. Lecture Note in Computer Science, Aug. 1993, pp. 500–521

    Google Scholar 

  9. C. Polychronopoulos, et al., The Structure of Parafrase-2: An Advanced Parallelizing Compiler for C and Fortran, Languages and Compilers for Parallel Computing, MIT Press, 1990

    Google Scholar 

  10. W. Blume, R. Eigenmann, The Range Test: A Dependence Test for Symbolic Non-linear Expression, SuperComputing '94 Proceedings, Nov. 1994, pp. 643–656

    Google Scholar 

  11. P.Banerjee, et al., The PARADIGM Compiler for Distributed-Memory Multicomputer, IEEE Computer, Vol. 28, No. 10, Oct. 1995, pp 37–47

    Google Scholar 

  12. S. Amarasinghe, et al., An Overview of the SUIF Compiler for Scalable Parallel Machines, Proceedings of the Seventh SIAM Conference on Parallel Processing for Scientific Computing, Feb. 1995, pp. 662–667

    Google Scholar 

  13. C. Tseng, An Optimizing Fortran D Compiler for MIMD Distributed-Memory Machines, PhD Thesis, Rice University, Jan. 1993

    Google Scholar 

  14. W. Oed, The Cray Reseach Massively Parallel Processor System CRAY T3D, Cray Research, Nov 1993

    Google Scholar 

  15. CRAY T3D System Architecture Overview, Cray Research, 1993

    Google Scholar 

  16. L. Rauchwerger, D. Padua, The PRIVATIZING DOALL Test: A Run-Time Technique for DOALL Loop Identification and Array Privatization, Proceedings of the 8th ACM International Conference on Supercomputing, July 1994, pp. 33–43

    Google Scholar 

  17. R. Marcelin, Message Passing on the CRAY T3D, Massively Parallel Computing Group, NERSC, 1995

    Google Scholar 

  18. D. Bernstein, et al., Solutions and Debugging for Data Consistency in Multiprocessors with Noncoherent Caches, International Journal of Parallel Programming, Vol. 23, No. 1, 1995, pp. 83–103

    Google Scholar 

  19. M. Snir, Proposal for MPI-2, MPI meetings, 1995

    Google Scholar 

  20. High Performance Fortran Language Specification, High Performance Fortran Forum, May 1993

    Google Scholar 

  21. CRAY MPP Fortran Reference Manual, Cray Research, 1993

    Google Scholar 

  22. SHMEM Technical Note for Fortran, Cray Research, Oct. 1994

    Google Scholar 

  23. Programming Language FORTRAN, American National Standards Institute, ANSI X3.9-1978 ISO 1539–1980

    Google Scholar 

  24. J. Gustafson, Reevaluating Amdahls Law, Communications of the ACM, Vol. 31, No. 5, May 1988, pp. 532–533

    Article  Google Scholar 

  25. D. Culler, et al., Parallel Programming in Split-C, Supercomputing '93 Proceedings, 1993

    Google Scholar 

  26. A. Grama, A. Gupta, V. Kumar, Isoefficiency: Measuring the Scalability of Parallel Algorithms and Architectures, IEEE Parallel & Distributed Technology, Aug. 1993, pp. 12–21

    Google Scholar 

  27. K. Hayashi, et al., AP1000+: Architectural Support of PUT/GET Interface for Parallelizing Compiler. Proc. 6th International Conference on Architechtural Support for Programming Language and Operating Systems, Oct. 1994, pp. 196–207

    Google Scholar 

  28. J. Nielocha, R. Harrison, R. Littlefield, Global Arrays: A Portable Shared-Memory Programming Model for Distributed Memory Computers, Supercomputing '94 Proceedings, 1994, pp.340–349

    Google Scholar 

  29. J. R. Larus, Compiling for Shared-Memory and Message-Passing computer, ACM Letters on Programming Languages and Systems, 1996

    Google Scholar 

  30. K. Kenney, Compiler Technology for Machine-Independent Parallel Programming, International Journal of Parallel Programming, Vol. 22, 1994, pp. 79–98

    Google Scholar 

  31. R. Eigenmann, J. Hoeflinger, G. Jaxon, D. Padua, The Cedar Fortran Project, Tech. Report, Univ. of Illinois at Urbana-Champaign, Cntr. for Supercomputing R & D, Apr. 1992, CSRD Report No. 1262

    Google Scholar 

  32. H. Zima, B. Chapman, Supercompilers for Parallel and Vector Computers, ACM Press, 1992

    Google Scholar 

  33. R. Arpaci, et al., Empirical Evaluation of the CRAY-T3D: A Compiler Perspective, Proceedings of ISCA, 1995, pp.320–331

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

David Sehr Utpal Banerjee David Gelernter Alex Nicolau David Padua

Rights and permissions

Reprints and permissions

Copyright information

© 1997 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Paek, Y., Padua, D.A. (1997). Automatic parallelization for non-cache coherent multiprocessors. In: Sehr, D., Banerjee, U., Gelernter, D., Nicolau, A., Padua, D. (eds) Languages and Compilers for Parallel Computing. LCPC 1996. Lecture Notes in Computer Science, vol 1239. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0017258

Download citation

  • DOI: https://doi.org/10.1007/BFb0017258

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-63091-3

  • Online ISBN: 978-3-540-69128-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics