References
L. Choi. Hardware and Compiler Support for Cache Coherence in Large-Scale Multiprocessors. PhD thesis, Center for Supercomputing R & D, UIUC, March 1996.
L. Choi, H.-B. Lim, and P.-C. Yew. Multiprocessor cache coherence: A compiler-directed approach. To appear in IEEE Parallel & Distributed Tech., Winter 1996.
E. Gornish. Compile time analysis for data prefetching. Master's thesis, Center for Supercomputing R & D, UIUC, December 1989.
T. Mowry. Tolerating Latency Through Software-Controlled Data Prefetching. PhD thesis, Dept. of Elect. Eng., Stanford University, March 1994.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lim, HB., Choi, L., Yew, PC. (1997). Compiler support for maintaining cache coherence using data prefetching (extended abstract). In: Sehr, D., Banerjee, U., Gelernter, D., Nicolau, A., Padua, D. (eds) Languages and Compilers for Parallel Computing. LCPC 1996. Lecture Notes in Computer Science, vol 1239. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0017278
Download citation
DOI: https://doi.org/10.1007/BFb0017278
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-63091-3
Online ISBN: 978-3-540-69128-0
eBook Packages: Springer Book Archive